|Category||Logic => Level Shifters|
|Description||Alu And Barrel Shifter|
|Company||Mitel Networks Corporation|
|Datasheet||Download PDSP1601AB0AC datasheet
The is a high performance 16-bit arithmetic logic unit with an independent on-chip 16-bit barrel shifter. The PDSP1601A has two operating modes giving or 10MHz register-to-register transfer rates. The PDSP1601 supports Multicycle multiprecision operation. This allows a single device to operate at 20MHz for 16-bit fields, 10MHz for 32-bit fields and 5MHz for 64-bit fields. The PDSP1601 can also be cascaded to produce wider words at the 20MHz rate using the Carry Out and Carry In pins. The Barrel Shifter is also capable of extension, for example the PDSP1601 can used to select a 16-bit field from a 32-bit input in 100ns.FEATURES
16-bit, 32 instruction 20MHz ALU 16-bit, 20MHz Logical, Arithmetic or Barrel Shifter Independent ALU and Shifter Operation 16-bit On Chip Scratchpad Registers Multiprecision Operation; e.g. 200ns 64-bit Accumulate Three Port Structure with Three Internal Feedback Paths Eliminates I/O Bottlenecks Block Floating Point Support 300mW Maximum Power Dissipation 84-pin Pin Grid Array or 84 Contact LCC Packages or 100 pin Ceramic Quad Flat PackAPPLICATIONS
Digital Signal Processing Array Processing Graphics Database Addressing High Speed Arithmetic Processors
PDSP16318 PDSP16330 Complex Multiplier x 16 Complex Multiplier Complex Accumulator Pythagoras ProcessorFurther details of the Military grade part are available in a separate datasheet (DS3763)
N/C = not connected - leave open circuit All GND and VDD pin must be used
Symbol MSB MSS - B0 CEB CLK - A0 CEA MSC - SV3 Description ALU B-input multiplexer select control.1 This input is latched internally on the rising edge of CLK. Shifter Input multiplexer select control.1 This input is latched internally on the rising edge of CLK. B Port data input. Data presented to this port is latched into the input register on the rising edge of CLK. B15 is the MSB. Clock enable, B Port input register. When low the clock to this register is enabled. Common clock to all internal registered elements. change on the rising edge of CLK. All registers are loaded, and outputs
ALU A-input multiplexer select control.1 These inputs are latched internally on the rising edge of CLK. A Port data input. Data presented to this port is latched into the input register on the rising edge of CLK. A15 is the MSB. Clock enable, A Port input register. When low the clock to this register is enabled. C-Port multiplexer select control.1 This input is latched internally on the rising edge of CLK. Instruction inputs to Barrel Shifter, = MSB.1 These inputs are latched internally on the rising edge of CLK. Shift Value I/O Port. This port is used as an input when shift values are supplied from external sources, and as an output when Normalise operations are invoked. The I/O functions are determined by the - IS3 instruction inputs, and by the SVOE control. The shift value is latched internally on the rising edge of CLK. SV Output enable. When high the SV port can only operate as an input. When low the SV port can act as an input as an output, according to the - IS3 instruction. This pin should be tied hihg or low, depending upon the application. Instruction inputs to Barrel Shifter registers.1 These inputs are latched internally on the rising edge of CLK. C Port data output. Data output on this port is selected by the C output multiplexer. C15 is the MSB. Output enable. The C Port outputs are in high impedance condition when this control is high. Block Floating Point Flag from ALU, active high. Carry out from MSB of ALU. Instruction inputs to ALU registers.1 These inputs are latched internally on the rising edge of CLK. Carry in to LSB of ALU. Instruction inputs IA4 = MSB. These inputs are latched internally on the rising edge of CLK. +5V supply: Both Vcc pins must be connected. 0V supply: Both GND pins must be connected.
All instructions are executed in the cycle commencing with the rising edge of the CLK which latches the inputs.
|Related products with the same datasheet|
|Some Part number from the same manufacture Mitel Networks Corporation|
|PDSP1601MCGGCR Alu And Barrel Shifter|
|PDSP16116 16 X 16 Bit Complex Multiplier|
|PDSP16256AC Programmable FIR Filter|
|PDSP16330AAOAC Pythagoras Processor|
|PDSP16488A0 Single Chip 2d Convolver With Integral Line Delays|
|PDSP16510AA0AC Stand Alone FFT Processor|
|QP1S Cdma/amps Dual Band if Receiver For Digital Phones|
|SA828 Three-phase PWM Waveform Generator|
|SL1711 Quadrature Downconverter|
|SL1914 Satellite Tuner Front End Lna With Agc|
|SL1925 Satellite Zero if QPSK Tuner ic|
|SL2017 Full Band Satellite Tuner|
|SL2030 High Performance Broadband Mixer Oscillator|
|SL2035 High Performance Broadband Downconverter|
|SL25241C 1.3ghz Dual Wideband Logarithmic Amplifier|
ACE9030 : Radio Interface And Twin Synthesiser
MT3370 : Wide Dynamic Range DTMF Receiver
MT90810 : CMOS Flexible Mvip Interface Circuit
PDSP16488MA : Single Chip 2d Convolver With Integral Line Delays
SP8715IGMPAS : 1100mhz Very Low Current Multi-modulus Divider
SP8852EIGHCAR : 2 7ghz Parallel Load Professional Synthesiser
SA866AE : 3-phase Pulse Width Modulation Engine
MF432PIGTAIL : Datacom, Telecom, General Purpose PIN Photodiodes
74ABT273A : 74ABT273A; Octal D-type Flip-flop;; Package: SOT146-1 (DIP20), SOT339-1 (SSOP20), SOT360-1 (TSSOP20).
74F245 : 74F245; Octal Transceiver (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20), SOT339-1 (SSOP20).
74HC4016 : Analog Switches. 74HC/HCT4016; Quad Bilateral Switches;; Package: SOT108-1 (SO14), SOT27-1 (DIP14), SOT402-1 (TSSOP14).
AVGDV74ALS245AD : Octal Bus Transeiver, Ninv , Plastic Sop, Surface Mount.
CD74HC112E : ti CD74HC112, High Speed CMOS Logic Dual Negative-edge-triggered J-k Flip-flops With Set And Reset.
CD74HCT253 : CMOS/BiCMOS->HC/HCT Family. High Speed CMOS Logic Dual 4-input Multiplexer.
HD74LV165A : Parallel-load 8-bit Shift Register. The is 8-bit serial shift register shifts data from to QH when clocked. Parallel inputs to each stage are enabled by a low level at the Shift/Load input. Also included is a gated clock input and a complementary output from the eighth bit. Clocking is accomplished through a 2-input NOR gate permitting one input to be used as a clock inhibit function.
I74F133N : 13.input NAND Gate. ORDER CODE COMMERCIAL RANGE Tamb +70°C 16pin plastic DIP 16pin plastic N74F133N N74F133D VCC 5V ±10%, INDUSTRIAL RANGE Tamb I74F133N I74F133D VCC 5V ±10%, PINS - D12 Data inputs 74F (U.L.) HIGH/LOW 1.0/1.0 50/33 LOAD VALUE HIGH/LOW 20µA/0.6mA 1.0mA/20mA Q Data output Note to input and output loading and fan out table 1. One (1.0) FAST unit load is defined.
MC74HC4060AD : 14-Stage Binary Ripple Counter With Oscillator , Package: Soic, Pins=16.
MC74LVX126MEL : Buffers. Log CMOS Bufr Bus Quad, Package: SOEIAJ-14, Pins=14. The is an advanced high speed CMOS quad bus buffer. The inputs tolerate voltages 7 V, allowing the interface 5 V systems 3 V systems. The MC74LVX126 requires the 3state control input (OE) to be set Low to place the output into the high impedance state. High Speed: tPD 4.4 ns (Typ) at VCC 3.3 V Low Power Dissipation: ICC 4 mA (Max) = 25°C Power Down.
N74F543D : Octal Registered Transceiver, Non-inverting 3-state. 74F543 Octal registered transceiver, non-inverting (3-State) 74F544 Octal registered transceiver, inverting (3-State) Octal registered transceiver, non-inverting (3-State) Octal registered transceiver, inverting 93-State) The 74F543 and 74F544 contain two sets of eight D-type latches, with separate input and controls for each set. For data flow from.
SN54ABT841 : . State-of-the-Art EPIC-B TM BiCMOS Design Significantly Reduces Power Dissipation ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model = 200 pF, = 0) Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical VOLP (Output Ground Bounce) V at VCC = 25°C High-Impedance State During Power Up and Power.
SN7445N : Decoders. ti SN7445, Bcd-to-decimal Decoders/drivers.
SN74LS352D : Dual 4-input Multiplexer. The is a very high-speed Dual 4-input Multiplexer with Common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The 74LS352 is the functional equivalent of the SN54/ 74LS153 except with inverted outputs. Inverted Version.
SN74S241 : Bus Oriented Circuits. Octal Line Driver/buffer With 3-state Outputs. SN74S241, SN74S244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers PNP Inputs Reduce DC Loading Hysteresis at Inputs Improves Noise Margins OR W PACKAGE SN74LS240, SN74LS244. DB, DW, OR NS PACKAGE SN74LS241. DW, OR NS PACKAGE OR N PACKAGE (TOP VIEW) These octal buffers and line drivers.
TC74HC27 : CMOS/BiCMOS->HC/HCT Family. Triple 3-input NOR GATE.
74F538SCQR : F/FAST SERIES, OTHER DECODER/DRIVER, CONFIGURABLE OUTPUT, PDSO20. s: Function: Decoder ; Supply Voltage: 5V ; Package Type: SOIC, 0.150 INCH, SOIC-20 ; Logic Family: TTL ; Number of Pins: 20 ; Propagation Delay: 12 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).