|Category||DSPs (Digital Signal Processors) => Arithmetic Logic Units|
|Title||Arithmetic Logic Units|
|Description||Description = Alu And Barrel Shifter ;; Package Type = Flatpack ;; No. Of Pins = 100|
|Datasheet||Download PDSP1601GC1R datasheet
The is a high performance 16-bit arithmetic logic unit with an independent on-chip 16-bit barrel shifter. The PDSP1601 supports Multicycle multiprecision operation. This allows a single device to operate at 10MHz for 16-bit-bit-fields, 5MHz for 32-bit fields and 2.5MHz for 64-bit fields. The PDSP1601 can also be cascaded to produce wider words at the 10MHz rate using the Carry Out and Carry In pins. The Barrel Shifter is capable of extension, for example the PDSP1601 can used to select a 16-bit field from a 32-bit input in 100ns.FEATURES
16-bit, 32 instruction 10MHz ALU 16-bit, 10MHz Logical, Arithmetic or Barrel Shifter Independent ALU and Shifter Operation 16-bit On Chip Scratchpad Registers Multiprecision Operation; e.g. 200ns 64-bit Accumulate Three Port Structure with Three Internal Feedback Paths Elimates I/O Bottlenecks 300mW Maximum Power Dissipation 100-pin Ceramic Quad Flatpack Digital Signal Processing Array Processing Graphics Database Addressing High Speed Arithmetic ProcessorsAPPLICATIONS
ORDERING INFORMATION PDSP1601/MC/GC1R (Ceramic QFP Package MIL STD 883 Class B Screening)
Symbol MSB MSS - B0 CEB CLK Pin No. (GG100 Package) Description ALU B-input multiplexer select control.1 This input is latched internally on the rising edge of CLK. Shifter Input multiplexer select control.1 This input is latched internally on the rising edge of CLK. B Port data Input. Data presented to this port is latched into the input register on the rising edge of CLK. B15 is the MSB. Clock enable, B Port input register. When low the clock to this register is enabled. Common clock to all internal registered elements. change on the rising edge of CLK. All registers are loaded, and outputs
ALU A-input multiplexer select control.1 This input are latched internally on the rising edge of CLK. A Port data Input. Data presented to this port is latched into the input register on the rising edge of CLK. B15 is the MSB. Clock enable, A Port input register. When low the clock to this register is enabled. C-Port multiplexer select control.1 This input is latched internally on the rising edge of CLK. Instruction inputs to Barrel Shifter, = MSB.1 This input is latched internally on the rising edge of CLK. Shift Value I/O Port. This port is used as an input when shift values are supplied form external sources, and as an output when Normalise operations are invoked. The I/O functions are determined by the - IS3 instruction inputs, and by the SVOE control. The shift value is latched internally on the rising edge of CLK. SV Output enable. When high the SV port can only operate as an input. When low the SV port can act as an input as an output, according to the - IS3 instruction. This pin should be tied high or low, depending upon the application. Instruction inputs to Barrel Shifter registers.1 These input are latched internally on the rising edge of CLK. C Port data output. Data output on this port is selected by the C output multiplexer. C15 is the MSB Output enable. The C Port outputs are in high impedance condition when this control is high Block Floating Point Flag from ALU, active high. Carry out from MSB of ALU Instruction inputs to ALU registsers.1 These inputs are latched interally on the rising edge of CLK. Carry in to LSB of ALU Instruction inputs IA4 = MSB. These inputs are latched internally on the rising edge of CLK. +5V supply: Both Vcc pins must be connected. 0V supply: Both GND pins must be connected.
NOTES 1. All instructions are executed in the cycle commencing with the rising edge of the CLK which latches the inputs.SHIFTER REG FILE LEFT REG. RIGHT REG.
The PDSP1601 contains four main blocks: the ALU, the Barrel Shifter and the two Register Files. The ALU The ALU supports 32 instructions as detailed in Table 1. The inputs to the ALU are selected by the A and B MUXs. Data will fall through from the selected register through the or B input MUXs and the ALU to the ALU output register file in 100ns. The ALU instructions are latched, such that the instruction will not start executing until the rising edge of CLK latches the instruction into the device. The ALU accepts a carry in from the CI input and supplies a carry out to the CO output. Additionally, at the end of each cycle, the carry out from the ALU is loaded into an internal 1 bit register, so that it is available as an input to the ALU on the next cycle. In the manner, Multicycle, multiprecisiion operations are supported. (See MULTICYCLE CASCADE OPERATIONS). BFP Flag The ALU has a user programmable BFP flag. This flag may be programmed to become active at any one of four conditions. Two of these conditions are intended to support Block Floating Point operations, in that they provide flags indicating that the ALU result is within a factor of two or four of overflowing the 16 bit number range. For multiprecision operations the flag is only valid whilst the most significant 16 bit byte is being processed. In this manner the BFP flag may be used over any extended word width. The remaining two conditions detect either an overflow condition or a zero result. For the overflow condition to be active the ALU result must have overflowed into the 16th (sign) bit, (this flag is only valid whilst the most significant 16 bit byte is being processed). The zero condition is active if the result from the ALU is equal to zero. For multiprecision operations the zero flag must be active for all of the 16 bit bytes of an extended word. The BFP flag is programmed by executing on of the four SBFXX instructions (see Table 1). During the execution of any of these four instructions, the output of the ALU is forced to zero. Multicycle/Cascade Operation The ALU arithmetic instructions contain two or three options for each arithemtic operation. The ALU is designed to operate with two's complement arithmetic, requiring a one to be added to the LSB for all subtract operations. The instructions set includes instructions that will force a one into the LSB, e.g. AMBX1, BMAX1 (see Table 1). These instructions are used for the least significant 16 bits of any subtract operation. The user has an option of cascading multiple devices, or multicycling a single device to extend the arithmetic precision. Should the user cascade multiple devices, then the cascaded arithmetic instructions using the external CI input should be employed for all but the least significant 16 bits, e.g. MIACI, APBCI, BMACI (see Table 1). Should the user multicycle a single device, then the Multicycle Arithmetic instructions, using the internally registered CO bit should be employed for all but the least significant 16 bits, e.g. MIACO, APBCO, AMBCO, BMACO (see Table 1).
|Some Part number from the same manufacture Zarlink Semiconductor|
|PDSP1601GGCR PDSP1601MC - Alu And Barrel Shifter|
|PDSP16112 PDSP16112 - 16 X 12 Bit Complex Multiplier|
|PDSP16116/A/MC 16 X 16 Bit Complex Multiplier|
|PDSP16116A Description = 16 BY 16 Bit Complex Multiplier ;; Package Type = CQFP ;; No. Of Pins = 144|
|PDSP16256 Description = Programmable FIR Filter ;; Package Type = Pga ;; No. Of Pins = 144|
|PDSP16256/A Programmable FIR Filter|
|PDSP16256A Description = Programmable FIR Filter ;; Package Type = Pga ;; No. Of Pins = 144|
|PDSP16318 Description = Complex Accumulator ;; Package Type = Flatpack ;; No. Of Pins = 100|
|PDSP16318/A Complex Accumulator|
|PDSP16318A Description = Complex Accumulator ;; Package Type = Flatpack ;; No. Of Pins = 100|
|PDSP16330 Description = Pythagoras Processor ;; Package Type = Flatpack ;; No. Of Pins = 100|
|PDSP16330/A/B Pythagoras Processor|
|PDSP16330A Description = Pythagoras Processor ;; Package Type = Flatpack ;; No. Of Pins = 100|
|PDSP16350 PDSP16350 - I/q Splitter/nco|
|PDSP16350B0 Description = I/q Splitter/nco ;; Package Type = Pga ;; No. Of Pins = 84|
|PDSP16350BIG PDSP16350 - I/q Splitter/nco|
|PDSP16488A Description = Single Chip 2D Convolver With Integral Line Delays ;; Package Type = Pga ;; No. Of Pins = 84|
MT9079AE : Description = Advanced Controller For E1 ;; Package Type = Pdip ;; No. Of Pins = 40
MVTX2802AG : Managed Switches Description = Managed 4 Port Gigabit Ethernet Switch ;; Package Type = Hbga ;; No. Of Pins = 596
NJ88C22MA : NJ88C22 - Frequency Synthesizer (Microprocessor Interface) With Resettable Counters
VP310GQ1Q : VP310 - Satellite Channel Demodulator
ZL20250 : Description = 2.5G Multimode Transceiver ;; Package Type = MLP ;; No. Of Pins = 56
ZL40000LCB : Power Splitter Amplifiers (DC to RF) Description = 3 Output Broadband DC to 2GHz Power Splitter ;; Package Type = MLP ;; No. Of Pins = 28
ZL40804DCA : Fixed Modulus (DC to 13GHz) Description = 6GHz Fixed Modulus Divide 4 Prescaler ;; Package Type = Sop / Soic ;; No. Of Pins = 8
ZL50120GAG : 128 Channel CESoP Processor with dual Ethernet interface The ZL50120 CESoP processor is a highly functional TDM to Packet bridging device providing both structured and unstructured circuit emulation services (CES) for T1 and E1 streams across a packet network based on MPLS, IP or Ethernet. The ZL50
MT9172APR1 : The MT9171 (DSIC) and MT9172 (DNIC) are pin for pin compatible replacements for the MT8971 and MT8972, respectively. They are multi-function devices capable of providing high speed, full duplex digital transmission up to 160 kbps over a twisted wire pair. They use adaptive echo-cancelling techniques
P10C68-35 : Cmos/snos Nvsram HIGH Performance 8 K x 8 Non-volatile Static RAM
SL6140NAMPTC : 400mhz Wideband AGC Amplifier
ZL40123_06 : High Speed, Current Feedback Dual Operational Amplifier
ADSP-2184 : DSP Block. 16-bit, 40 Mips, 5v, 2 Serial Ports, Host Port, 20KB RAM. PERFORMANCE 25 ns Instruction Cycle Time 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions Power-Down Mode Featuring Low CMOS Standby Power Dissipation with 200 Cycle Recovery from Power-Down Condition Low Power.
CT1820 : Ct1820 Data Terminal Bit Processor For Mil-std-1553 a & B. Performs Encoder, Decoder, Logic and Control functions of a Data Bus Terminal to MIL-STD-1553 s, including Address, Mode Code and Broadcast Decoding and Terminal Fail Safe Flexibility - all control lines accessible Parallel tri-state subsystem l/O bus compatible with both 16 bit and 8 bit systems Dual rank l/O registers for versatile subsystem tlmlng.
MTH2443 : Analog Front End. Metalink's Dual Single-Pair HDSL/SDSL System on Chip The is a dual Single-Pair HDSL/SDSL system on chip. It includes two 2B1Q HDSL/SDSL DSPs, two feature extended HDSL/SDSL framers, and a system interface unit. It enables the implementation of high concentration, dual Single-Pair HDSL systems both transmitting at 2,320 Kbps, and multirate SDSL systems.
MTH2446 : Metalink's Sdsl2/hdsl2. The MtH2405 chipset solution is integrated in Metalink's Multi-Mode DSLTM, and can operate in the following DSL modes: Multirate SDSL2, HDSL2, Multirate SDSL and HDSL. Metalink's MtH2405 Chipset Solution implements a low power Dual SDSL2/HDSL2 transceiver. Each transceiver implements PAM 8, 16 line codes with trellis coded modulation and by-passable.
TMP320C31KGDB : 320 Family. Floating-point Digital Signal Processors. SMJ320C31KGDB, SMJ320LC31KGDB FLOATING-POINT DIGITAL SIGNAL PROCESSOR KNOWN GOOD DIES Commercial Operating Free-Air Temperature Range to 70°C Military Operating Free-Air Temperature Range to 125°C, QML Processing Fast Instruction Cycle Time 50 ns Two × 32-Bit Single-Cycle Dual-Access On-Chip RAM Blocks 32-Bit Instruction and Data Words, 24-Bit Addresses.
TMS320C209 : 320 Family. Digital Signal Processors. Based Upon the T320C2xLP Core CPU 16-Bit Fixed-Point DSP Architecture Six Internal Buses for Increased Parallelism and Performance 32-Bit ALU/Accumulator × 16-Bit Single-Cycle Multiplier With a 32-Bit Product Block Moves for Data, Program, I/O Space Hardware Repeat Instruction Cycle Time 5 V Source Code Compatible With TMS320C25 Upwardly Code-Compatible.
TMS320C31 : TMS320 Family. Digital Signal Processor. High-Performance Floating-Point Digital Signal Processor (DSP): V) 25-ns Instruction Cycle Time 440 MOPS, 80 MFLOPS, 40 MIPS V) 33-ns Instruction Cycle Time 330 MOPS, 60 MFLOPS, 30 MIPS V) 40-ns Instruction Cycle Time 275 MOPS, 50 MFLOPS, 25 MIPS V) 50-ns Instruction Cycle Time 220 MOPS, 40 MFLOPS, 20 MIPS V) 50-ns Instruction Cycle Time 220 MOPS, 40 MFLOPS,.
TMS320C54 : 320 Family. Fixed-point Digital Signal Processors. Separate 16-Bit Data Memory Buses and One Program Memory Bus 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators × 17-Bit Parallel Multiplier Coupled a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation Compare, Select, and Store Unit (CSSU) for the Add/Compare.
TMS320C6418 : Fixed-point Digital Signal Processorthe TMS320C64x DSPS (including The TMS320C6418 Device) Are The Highest-performance Fixed-point DSP Generation in The TMS320C6000 DSP Platform. The TMS320C6418 (C6418) Device is Based on The Second-generation High-performance, Advanced Velociti Very-long-instruction-word (VLIW) Architecture (VelociTI.2 ) Developed.
TMS320C6713-150 : TMS320 Family. Signal Processor (DSP): TMS320C6713 Eight 32-Bit Instructions/Cycle 32/64-Bit Data Word 225-, 200-MHz (GDP), and 200-, 167-MHz (PYP) Clock Rates 5-, 6-Instruction Cycle Times and 1336 /1000 MIPS /MFLOPS Rich Peripheral Set, Optimized for Audio Highly Optimized C/C++ Compiler VelociTI Advanced Very Long Instruction Word (VLIW) TMS320C67x DSP Core.
TMS320LBC51PQ57 : TMS320 Family->TMS320C5X Fixed Point DSP. ti TMS320LBC51, Digital Signal Processors.
TMS320LF2402PG : DSP Controllers. 33-ns Instruction Cycle Time (30 MHz) 30 MIPS Performance Low-Power 3.3-V Design Based on T320C2xx DSP CPU Core Code-Compatible With 'F243/'F241/'C242 Instruction Set and Module Compatible With 'F240/'C240 Source-Code-Compatible With TMS320C1x/2x Flash (LF) and ROM (LC) Device Options 'LC2404, 'LC2402 On-Chip Memory to 32K Words x 16 Bits.
MC56F8345 : The 56F8345 and 56F8145 are members of the 56800E core-based family of controllers. Each combines, on a single chip, the processing power of a Digital Signal Processor (DSP) and the functionality of a microcontroller with a flexible set of peripherals to create an extremely cost-effective solution. Because of their low cost, configuration flexibility,.
NJU26040-16A : Digital Signal Processor For 2ch Speaker System The NJU26040-16A is a high performance 24-bit digital signal processor.The NJU26040-16A provides 3D Surround function, Stereo Enhancement function,Equalizer function, Dynamic Bass Boost function, AGC/Limiter function. These kinds of sound functions are suitable for docking speaker, boom box, mini/micro-component,.
TMS320C6745 : Floating-Point Digital Signal Processor The C6745/6747 is a Low-power applications processor based on C674x™ DSP core. It provides significantly lower power than other members of the TMS320C6000™ platform of DSPs. The C6745/6747 enables OEMs and ODMs to quickly bring to market devices featuring high processing performance. The C6745/6747 DSP core uses.
TMS320C6747 : Floating-Point Digital Signal Processor The C6745/6747 is a Low-power applications processor based on C674x™ DSP core. It provides significantly lower power than other members of the TMS320C6000™ platform of DSPs. The C6745/6747 enables OEMs and ODMs to quickly bring to market devices featuring high processing performance. The C6745/6747 DSP core uses.
TMS320DM357 : Digital Media System-on-Chip (DMSoC) The TMS320DM357 (also referenced as DM357) leverages TI\'s DaVinci™ technology to meet the networked media encode and decode application processing needs of next-generation embedded devices..