|Category||Logic => Transceivers => Standard Transceivers|
|Description||ti SN74HC640, Octal Bus Transceivers With 3-State Outputs|
|Company||Texas Instruments, Inc.|
|Datasheet||Download SN74HC640PWT datasheet
D Wide Operating Voltage Range V D High-Current 3-State Outputs Can Drive Up
Typical tpd ns ±6-mA Output Drive 5 V Low Input Current 1 µA Max Inverting Logic
These octal bus transceivers are designed for asynchronous two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending upon the level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so the buses are effectively isolated. ORDERING INFORMATION
TA PDIP - N SOIC to 85°C SOP - NS PACKAGE Tube of 20 Tube of 25 Reel of 2000 Reel of 2000 Tube of 70 TSSOP - PW CDIP to 125°C CFP - W Reel of 2000 Reel of 250 Tube of 20 Tube of 85 ORDERABLE PART NUMBER SNJ54HC640W HC640 TOP-SIDE MARKING SN74HC640N
LCCC - FK Tube 55 SNJ54HC640FK Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
On products compliant to MILPRF38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
FUNCTION TABLE (each transceiver) INPUTS L H DIR H X OPERATION B data to A bus A data to B bus Isolationabsolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC. 7 V Input clamp current, IIK (VI VI > VCC) (see Note ±20 mA Output clamp current, IOK (VO VO > VCC) (see Note ±20 mA Continuous output current, IO (VO 0 to VCC). ±35 mA Continuous current through VCC or GND. ±70 mA Package thermal impedance, JA (see Note 2): DW package. 58°C/W N package. 69°C/W NS package. 60°C/W PW package. 83°C/W Storage temperature range, Tstg. to 150°C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51-7.
SN54HC640 MIN VCC VIH Supply voltage VCC 2 V VCC 4.5 V VCC 6 V VCC 2 V VIL VI VO t/v Low-level input voltage Input voltage Output voltage VCC 2 V VCC 4.5 V VCC 6 V VCC 4.5 V VCC 6 V VCC NOM 5 MAX 6 SN74HC640 MIN VCC 400 ns NOM 5 MAX 6 UNIT V
TA Operating free-air temperature °C NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
|Related products with the same datasheet|
|Some Part number from the same manufacture Texas Instruments, Inc.|
|SN74HC643 Octal Bus Transceivers With 3-state Outputs|
|SN74HC645DW ti SN74HC645, Octal Bus Transceivers With 3-State Outputs|
|SN74HC646 Octal Bus Transceiver And Register With 3-state Outputs|
|SN74HC646DW ti SN74HC646, Octal Bus Transceivers And Registers With 3-State Outputs|
|SN74HC651NT ti SN74HC651, Octal Bus Transceivers And Registers With 3-State Outputs|
|SN74HC652 Octal Bus Transceiver And Register With 3-state Outputs|
|SN74HC652DW ti SN74HC652, Octal Bus Transceivers And Registers With 3-State Outputs|
|SN74HC664 Octal Bus Tranceivers With Parity|
|SN74HC665NT ti SN74HC665, Octal Bus Transceivers With Parity|
|SN74HC682 8-bit Magnitude Comparator|
|SN74HC682DW ti SN74HC682, 8-Bit Magnitude Comparators|
|SN74HC684 8-bit Magnitude Comparator|
|SN74HC684DW ti SN74HC684, 8-Bit Magnitude Comparators|
|SN74HC688 8-bit Identity Comparator|
|SN74HC688DW ti SN74HC688, 8-Bit Identity Comparators|
|SN74HC7001 Quad Postive-and Gate With Schmitt-trigger|
|SN74HC7001D ti SN74HC7001, Quadruple Positive-and Gates With Schmitt-trigger Inputs|
|SN74HC7002 Quad Positive-nOR GATE With Schmitt-trigger Inputs|
|SN74HC7002D ti SN74HC7002, Quadruple Positive-nOR GATEs With Schmitt-trigger Inputs|
|SN74HC7032 Quad Positive-OR GATE With Schmitt-trigger Inputs|
8407401SA : Inverting Buffers and Drivers ti SN54HC240, Octal Buffers And Line Drivers With 3-State Outputs
SN54ACT240J : Octal Buffers/drivers With 3-state Outputs
SN74LVC574ANSR : D-Type (3-State) Flip-Flops ti SN74LVC574A, Octal Edge-triggered D-type Flip-flop With 3-State Outputs
SNJ54ALS648FK : Registered Transceivers ti SN54ALS648, Octal Bus Transceivers & Registers With 3 -state Outputs
TLE2021IP : ti TLE2021, Precision Low-power Single Supply Operational Amplifier
TMS320C25FNLW : TMS320 Family->TMS320C2X Fixed Point DSP ti TMS320C25, Digital Signal Processors
TLV803RDBZT : 3-Pin Voltage Supervisor With Active-Low, Open Drain Reset The TLV803 family of supervisory circuits provides circuit initialization and timing supervision, primarily for DSPs and processor-based systems. During power-on, RESET asserts when the supply voltage (VDD) becomes greater than 1.1 V. Th
ADS8512IBDWRG4 : 16-bit 135MSPS ADC With Buffered Inputs The ADS5481/ADS5482/ADS5483 (ADS548x) are a 16-bit family of analog-to-digital converters (ADCs) that operate from both a 5-V supply and 3.3-V supply while providing LVDS-compatible digital outputs. The ADS548x integrated analog input buffer isolates the inte