Details, datasheet, quote on part number: SN74HC563
CategorySemiconductors => Logic => Flip-Flop/Latch/Register => D-Type Latch
Part familySN74HC563 Octal Transparent D-Type Latches With 3-State Outputs
DescriptionOctal Transparent D-Type Latches With 3-State Outputs 20-SOIC -40 to 85
CompanyTexas Instruments, Inc.
DatasheetDownload SN74HC563 datasheet
Cross ref.Similar parts: SN74LS366AJD, SN74LS366AJDS, SN74LS366AJS, SN74LS366AN, SN74LS366AND, SN74LS366ANDS, SN74LS366ANS, SN74LS368AD, SN74LS368ADR2, SN74LS368AJD
Find where to buy
3-State OutputYes
ICC @ Nom Voltage(Max)(mA)0.08
F @ Nom Voltage(Max)(Mhz)28
Operating Temperature Range(C)-40 to 85
Technology FamilyHC
Schmitt TriggerNo
Package GroupPDIP,SO,SOIC
Approx. Price (US$)0.41 | 1ku
tpd @ Nom Voltage(Max)(ns)37
Output Drive (IOL/IOH)(Max)(mA)7.8/-7.8
  Mecanical Data
Pin nbPackage typeInd stdJEDEC codePackage qtyCarrierDevice markWidth (mm)Length (mm)Thick (mm)Pitch (mm)
20DWSOICR-PDSO-G25TUBEHC563 7.512.82.351.27


Features, Applications

Wide Operating Voltage Range 6 V High-Current 3-State Outputs Drive Bus Lines Directly To 15 LSTTL Loads Low Power Consumption, 80-A Max ICC

Typical tpd ns 6-mA Output Drive 5 V Low Input Current 1 A Max Bus-Structured Pinout

These 8-bit transparent D-type latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. While the latch-enable (LE) input is high, the Q outputs follow the complements of the data (D) inputs. When LE is taken low, the outputs are latched at the inverses of the levels set up at the D inputs. A buffered output-enable (OE) input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased high logic level provide the capability to drive bus lines without interface or pullup components. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE does not affect internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. ORDERING INFORMATION


SNJ54HC563FK Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC. 7 V Input clamp current, IIK (VI VI > VCC) (see Note 20 mA Output clamp current, IOK (VO VO > VCC) (see Note 20 mA Continuous output current, IO (VO 0 to VCC). 35 mA Continuous current through VCC or GND. 70 mA Package thermal impedance, JA (see Note 2): DW package. 58C/W N package. 69C/W Storage temperature range, Tstg. to 150C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51-7.

SN54HC563 MIN VCC VIH Supply voltage High-level input voltage VCC 2 V VCC 4.5 V VCC 6 V VCC 2 V VIL VO tt Low-level input voltage Input voltage Output voltage Input transition (rise and fall) time VCC 2 V VCC 4.5 V VCC 4.5 V VCC 6 V VCC NOM 5 MAX 6 SN74HC563 MIN VCC 500 ns NOM 5 MAX 6 UNIT V

VCC 400 TA Operating free-air temperature C NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.


Some Part number from the same manufacture Texas Instruments, Inc.
SN74HC563DW ti SN74HC563, Octal Transparent D-type Latches With 3-State Outputs
SN74HC564 Octal D-type Edge-triggered Flip-flops With 3-state Outputs
SN74HC564DW ti SN74HC564, Octal D-type Edge-triggered Flip-flops
SN74HC573A Octal Transparent D-type Latch With 3-state Outputs
SN74HC573ADBR ti SN74HC573A, Octal Transparent D-type Latches With 3-State Outputs
SN74HC574 Octal Edge-triggered D-type Flip-flop With 3-state Outputs
SN74HC574DBR ti SN74HC574, Octal Edge-triggered D-type Flip-flops With 3-State Outputs
SN74HC590A 8-bit Binary Counter With 3-state Registers
SN74HC590AD ti SN74HC590A, 8-Bit Binary Counters With 3-State Output Registers
SN74HC594 8-bit Shift Register With Output Register
SN74HC594D ti SN74HC594, 8-Bit Shift Registers With Output Registers
SN74HC594DB 8-bit Shift Registers With Output Registers
SN74HC594DR ti SN74HC594, 8-Bit Shift Registers With Output Registers
SN74HC595 8-bit Shift Registers With 3-state Output Registers
SN74HC595D ti SN74HC595, 8-Bit Shift Registers With 3-State Output Registers
SN74HC623 Octal Bus Transceiver With 3-state Outputs
SN74HC623DW ti SN74HC623, Octal Bus Transceivers With 3-State Outputs
SN74HC640 Octal Bus Transceivers With 3-state Outputs
SN74HC640DW ti SN74HC640, Octal Bus Transceivers With 3-State Outputs
SN74HC643 Octal Bus Transceivers With 3-state Outputs

CY74FCT257CTSOC : Multiplexers ti CY74FCT257T, Quadruple 1-of-2 Data Selectors/multiplexers With 3-State Outputs

SN5439 : Bipolar->TTL Family Quadruple 2-input Positive-named Buffers With Open-collector Outputs

SN74LV373APWR : D-Type (3-State) Latches ti SN74LV373A, Octal Transparent D-type Latches With 3-State Outputs

MAX211_06 : 5-V Multichannel Rs-232 LINE Driver/recever

TMS28F002MT80BDBJQ : 4194304-bit Synchronous Flash Memory

TLVH431BQDBZT : Low-voltage Adjustable Precision Shunt Regulators

74AC11245NSRE4 : Standard Transceivers ti 74AC11245, Octal Bus Transceivers

MSP430F5510IRGCR : Embedded - Microcontroller Integrated Circuit (ics) Internal Tape & Reel (TR) 1.8 V ~ 3.6 V; MCU 16BIT 32K FLASH 64-VQFN Specifications: Program Memory Size: 32KB (32K x 8) ; RAM Size: 6K x 8 ; Number of I /O: 47 ; Package / Case: 64-VFQFN Exposed Pad ; Speed: 25MHz ; Oscillator Type: Internal ; Packaging: Tape & Reel (TR) ; Program Memory Type: FLASH ; EEPROM Size: - ; Core Processor: RISC ; Data Converters: A/D

TPS73201MDBVREP : Pmic - Voltage Regulator - Linear (ldo) Integrated Circuit (ics); IC LDO REG 250MA ADJ-V SOT23-5 Specifications: Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant

AMC1306M05DWVR : Data Acquisition ADCs/DACs - Specialised Small Reinforced Isolated Modulator With 50mV Input and CMOS Interface 8-SOIC -40 to 125

Same catergory

74AC244 : CMOS/BiCMOS->AC/ACT Family->Advanced High Speed CM. Octal Bus Buffer With 3-STATE Outputs (NON INVERTED).

74VCX08 : Low Voltage Quad 2-Input And Gate With 3.6V Tolerant Inputs And Outputsthe VCX08 Contains Four 2-input And Gates. This Product is Designed For Low Voltage (1.2V to 3.6V) VCC Applications With I/o Compatibility up to 3.6V The VCX08 is Fabricated With an Advanced CMOS Technology to Achieve High-speed Operation While Maintaining Low CMOS Power Dissipation..

CD4024B : CMOS/BiCMOS->4000 Family. CMOS Ripple-carry Binary Counter/dividers.

CD4070B : CMOS/BiCMOS->4000 Family. CMOS Quad Exclusive-or And Exclusive-nOR GATE.

HD74LS242 : Bus Oriented Circuits. Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips.

HEF4512B : Multiplexers->CMOS/BiCMOS->4000 Family. HEF4512B MSI; 8-input Multiplexer With 3-state Output.

MC100ELT20DTR2 : 5V TTL to Differential Pecl Translator, Package: Tssop 8, Pins=8. The is a TTL to differential PECL translator. Because PECL (Positive ECL) levels are used, only +5 V and ground are required. The small outline 8-lead package and the single gate of the ELT20 makes it ideal for those applications where space, performance and low power are at a premium. The 100 Series contains temperature compensation. 1.2 ns Typical.

MC10H131M : Dual Type D Master-slave Flip-Flop, Package: SOEIAJ-16, Pins=16. The is a MECL 10H part which is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in clock speed and propagation delay and no increase in powersupply current. Propagation Delay, 1.0 ns Typical Power Dissipation, 235 mW Typical Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range) Voltage.

PI74FCT162Q244T : CMOS/BiCMOS->FCT/FCT-T Family. Low Noise, 16-Bit Buffer/line Driver.

SN54ABT540FK : Octal Buffers/drivers With 3-state Outputs. State-of-the-Art EPIC-B TM BiCMOS Design Significantly Reduces Power Dissipation ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model = 200 pF, = 0) Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical VOLP (Output Ground Bounce) V at VCC = 25C High-Drive Outputs (32-mA IOH, 64-mA IOL) Package.

SN54HC05 : . Wide Operating Voltage Range 6 V Outputs Can Drive to 10 LSTTL Loads Low Power Consumption, 20-A Max ICC The 'HC05 devices contain six independent inverters. They perform the Boolean function A in positive logic. The open-drain outputs require pullup resistors to perform correctly. They may be connected to other open-drain outputs to implement active-low.

SN54LS73AW : Dual J-k Flip-flops With Clear. PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. .

SN74AHCT125QDRQ1 : Non-Inverting Buffers and Drivers. ti SN74AHCT125-Q1, Automotive Catalog Quadruple Bus Buffer Gates With 3-State Outputs.

SN74ALS2240DW : Inverting Buffers and Drivers. ti SN74ALS2240, Octal Buffers/drivers With 3-State Outputs.

SN74AUC1G32DBVR : Single Gates. ti SN74AUC1G32, Single 2-Input Positive-OR GATE. NanoStar and NanoFree Packages Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation Ioff Supports Partial-Power-Down Mode Operation Sub 1-V Operable Max tpd 1.8 V Low Power Consumption, 10-A Max ICC 8-mA Output Drive 1.8 V Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II ESD Protection Exceeds JESD.

TC7MZ4053FK : LCX Equivalent. Function = Triple 2-Channel Analog Multiplexer/demultiplexer ;; = Low on Resistance: Ron = 22 Ohm (typ.) (VCC - Vee = 3 V).

74HC153D/T3 : HC SERIES, DUAL 4 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO16. s: Output Characteristics: TRUE ; Supply Voltage: 5V ; Package Type: SOP, SOT-109, SOP-16 ; Logic Family: CMOS ; Number of Pins: 16 ; Inputs: 4 ; Propagation Delay: 45 ns ; Operating Temperature: -40 to 125 C (-40 to 257 F).

0-C     D-L     M-R     S-Z