|Category||Logic => Memory Interface => CMOS/BiCMOS->ABT/BCT Family|
|Description||Clocked Fifo With Bus Matching And Byte Swapping: 64x36|
|Company||Texas Instruments, Inc.|
|Datasheet||Download SN74ABT3613 datasheet
|× 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
Low-Power Advanced BiCMOS Technology Free-Running CLKA and CLKB Can Be Asynchronous or Coincident × 36 FIFO Buffering Data From Port A to Port B Mailbox-Bypass Registers in Each Direction Dynamic Port-B Bus Sizing of 36 Bits (Long Word), 18 Bits (Word), and 9 Bits (Byte) Selection of Big- or Little-Endian Format for Word and Byte Bus Sizes Three Modes of Byte-Order Swapping on Port B
Programmable Almost-Full and Almost-Empty Flags Microprocessor Interface Control Logic FF and AF Flags Synchronized by CLKA EF and AE Flags Synchronized by CLKB Passive Parity Checking on Each Port Parity Generation Can Be Selected for Each Port Supports Clock Frequencies to 67 MHz Fast Access Times 10 ns Package Options Include 120-Pin Thin Quad Flat (PCB) and 132-Pin Quad Flat (PQ) Packagesdescription
The is a high-speed, low-power BiCMOS clocked FIFO memory. It supports clock frequencies to 67 MHz and has read-access times as fast as 10 ns. × 36 dual-port SRAM FIFO in this device buffers data from port A to port B. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. FIFO data on port B can be output 36-bit, 18-bit, and 9-bit formats, with a choice of big- or little-endian configurations. Three modes of byte-order swapping are possible with any bus-size selection. Communication between each port can bypass the FIFO via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and can be ignored if not desired. Parity generation can be selected for data read from each port. The is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses controlled by a synchronous interface. The full flag (FF) and almost-full (AF) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The empty flag (EF) and almost-empty (AE) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array. The SN74ABT3613 is characterized for operation from to 70°C. For more information on this device family, see the following application reports:
FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control (literature number SCAA007) Advanced Bus-Matching/Byte-Swapping Features for Internetworking FIFO Applications (literature number SCAA014) Parity-Generate and Parity-Check Features for High-Bandwidth-Computing FIFO Applications (literature number SCAA015) Internetworking the SN74ABT3614 (literature number SCAA018) Metastability Performance of Clocked FIFOs (literature number SCZA004)
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.× 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
AF FF CSA ENA CLKA W/RA VCC PGA PEFA MBF2 MBA FS1 FS0 ODD/EVEN RST GND SIZ0 MBF1 PEFB PGB VCC W/RB CLKB ENB CSB NC× 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
AF FF CSA ENA CLKA W/RA VCC PGA PEFA GND MBF2 MBA FS1 FS0 ODD/EVEN RST GND SIZ0 MBF1 GND PEFB PGB VCC W/RB CLKB ENB CSB NC
|Related products with the same datasheet|
|Some Part number from the same manufacture Texas Instruments, Inc.|
|SN74ABT3613-15 Clocked Fifo With Bus Matching And Byte Swapping: 64x36|
|SN74ABT3613-15PCB ti SN74ABT3613, 64 X 36 Synchronous Fifo Memory|
|SN74ABT3613-20 Clocked Fifo With Bus Matching And Byte Swapping: 64x36|
|SN74ABT3613-20PCB ti SN74ABT3613, 64 X 36 Synchronous Fifo Memory|
|SN74ABT3613-30 Clocked Fifo With Bus Matching And Byte Swapping: 64x36|
|SN74ABT3613-30PCB ti SN74ABT3613, 64 X 36 Synchronous Fifo Memory|
|SN74ABT3613PCB 64 36 Clocked First-in, First-out Memory With Bus Matching And Byte Swapping|
|SN74ABT3614 64x36x2 Clocked Bidirectional First-in, First-out Memory With Bus Matching And Byte Swapping|
|SN74ABT3614-15PCB ti SN74ABT3614, 64 X 36 X 2 Bidirectional Synchronous Fifo Memory|
|SN74ABT3614-20 64x36x2 Clocked Bidirectional First-in, First-out Memory With Bus Matching And Byte Swapping|
|SN74ABT3614-20PCB ti SN74ABT3614, 64 X 36 X 2 Bidirectional Synchronous Fifo Memory|
|SN74ABT3614-30 64x36x2 Clocked Bidirectional First-in, First-out Memory With Bus Matching And Byte Swapping|
|SN74ABT3614-30PCB ti SN74ABT3614, 64 X 36 X 2 Bidirectional Synchronous Fifo Memory|
|SN74ABT3614PCB 64 36 2 Clocked Bidirectional First-in, First-out Memory With Bus Matching And Byte Swapping|
|SN74ABT373 Octal D Flip-flop With Transparent Latch, 3-state Outputs|
|SN74ABT373DB Octal Transparent D-type Latches With 3-state Outputs|
|SN74ABT373DBLE ti SN74ABT373, Octal Transparent D-type Latches With 3-State Outputs|
|SN74ABT374 Octal Edge-triggered D-type Flip-flop With 3-state Outputs|
|SN74ABT374ADBLE ti SN74ABT374A, Octal Edge-triggered D-type Flip-flops With 3-State Outputs|
|SN74ABT374DBLE ti SN74ABT374, Octal Edge-triggered D-type Flip-flops With 3-State Outputs|
5962-9321603QPA : ti TLE2142, Dual Low-noise High-speed Precision Operational Amplifier
PTH03000WAS : Plug-in Power Solutions->Non-Isolated->Single Posi ti PTH03000W, 6 A, 3.3-V Input Wide-output Adjust Plug-in Power Module
SN65LBC182P : ti SN65LBC182, Half-duplex,15-kV Esd, 1/4 ul Transceiver
TPS2206ADB : PCMCIA/Cardbus Switch Matrix ti TPS2206A, 1A Dual-slot PC Card Power-interface Switch With Reset For Serial Pcmcia Controllers
TPS61030PWPR : Switching DC/DC Converters, Integrated Switch ti TPS61030, Adjustable, 1-A, 96% Efficient Boost Converter W/20uA iq in TSSOP-16
TVP3030 : Display Controllers Video InterfacE PALette
TRF2432IRTQTG3 : Dual-band Iq/if Transceiver WITH DUAL VCO Synthesizers
LM3S1D21-IBZ80-A2T : Stellaris Microcontroller Stellaris Microcontroller
TPS60301DGSG4 : Single-cell TO 3.0-v/3.3-v, 20-ma DUAL Output, High-efficiency Charge PUMP
SN74AS00DG4 : Logic - Gate And Inverter Integrated Circuit (ics) NAND Gate Tube 2mA, 20mA 4.5 V ~ 5.5 V; IC GATE NAND QUAD 2INPUT 14-SOIC Specifications: Number of Circuits: 4 ; Package / Case: 14-SOIC (0.154", 3.90mm Width) ; Logic Type: NAND Gate ; Packaging: Tube ; Mounting Type: Surface Mount ; Number of Inputs: 2 ; Current - Output High, Low: 2mA, 20mA ; Operating Temperature: 0°C ~ 70°C ; Voltage - Supply: 4.5 V ~ 5.5 V ; Lead F
MSP-TS430RGC64B : Adapter Programmers, Development System; TARGET BOARD ZIF SKT MSP430 Specifications: For Use With/Related Products: MSP430 64-Pin Package ; Module/Board Type: ZIF Socket ; Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant
CD74HC4066M : 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, PDSO16 Specifications: Applications: Military ; Supply Voltage (VS): -4.5 to 6 volts ; Ron: 130 ohms ; tON: 46 ns ; tOFF: 38 ns ; VISO: 67 dB ; &nb916;RON: 5 ohms ; Operating Temperature: -55 to 125 C (-67 to 257 F) ; Package Type: SOIC, PLASTIC, MS-012AC, SOIC-16 ; Number of Pins: 16 ; Number of Devices:
5962-9686601Q2A : D-Type (3-State) Latches. ti SN54AHC373, Octal-transparent D-type Latches With 3-State Outputs.
74HC181 : 74HC181;74HCT181; 4-bit Arithmetic Logic Unit. For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family s The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines Product Supersedes data of September 1993 File under Integrated Circuits, IC06 1998 Jun 10 Full carry look-ahead for high-speed arithmetic operation on long.
HD74LS156P : Dual 2-line-to-4-line Decoders / Demultiplexers ( With Open Collector Outputs ).
I74F50729N : Synchronizing Dual D-type Flip-flop With Edge-triggered Set And Reset With Metastable Immune Characteristics.
IDT74FCT648DTD : Fast CMOS Octal Transceiver/ Registers ( 3-state ). Common : Low input and output leakage 1µA (max.) Extended commercial range +85°C CMOS power levels True TTL input and output compatibility VOH = 3.3V (typ.) VOL = 0.3V (typ.) Meets or exceeds JEDEC standard 18 s Product available in Radiation Tolerant and Radiation Enhanced versions Military product compliant to MIL-STD-883, Class.
MC74VHC1G125 : CMOS/BiCMOS->VHC/VHCT/74V1 Family->Low Voltage. Noninverting 3-state Buffer.
N74F712-1D : Multiplexers. Quint 2-to-1 Data Selector Multiplexer (3-State) Quint 2-to-1 Data Selector Multiplexer with 30W Equivalent Output Termination Impedance (3-State) Quint 3-to-1 Data Selector Multiplexer Quint 3-to-1 Data Selector Multiplexer with 30W Equivalent Output Termination Impedance To improve speed and noise immunity, VCC and GND side pins are used. The 74F712A/74F712-1.
SN54ABT18245AWD : Scan Test Devices With 18-bit Bus Transceivers. Members of the Texas Instruments SCOPE TM Family of Testability Products Members of the Texas Instruments WidebusTM Family Compatible With the IEEE Standard 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture SCOPE TM Instruction Set IEEE Standard 1149.1-1990 Required Instructions, CLAMP and HIGHZ Parallel-Signature Analysis at Inputs.
SN74ABT5402A : Bus Oriented Circuits. 12-bit Line/memory Driver With 3-state Outputs.
SN74LS446 : Bipolar->S Family. Quadruple Bus Transceivers With Individual Direction Controls.
SN74LS640M : Octal Bus Transceivers, Package: SOEIAJ-20, Pins=20. These octal bus transceivers are designed for asynchronous two-way communication between data buses. Control function implementation minimizes external timing requirements. These circuits allow data transmission from the A bus B or from the B bus to A bus depending upon the logic level of the direction control (DIR) input. Enable input (G) can disable.
T62M0002A : = 5V Digital Echo With 32K SRAM ;; Package = 16L-DIP.
TB62716F : 16 Bit Shift Register, Latches & Constant Current Drivers.
TC74HC191 : CMOS/BiCMOS->HC/HCT Family. 4-bit Binary Up/down Counter.