|Category||Logic => Transceivers => Universal Bus Transceivers (UBTs)|
|Title||Universal Bus Transceivers (UBTs)|
|Description||ti SN74ABT32501, 36-Bit Universal Bus Transceivers With 3-State Outputs|
|Company||Texas Instruments, Inc.|
|Datasheet||Download SN74ABT32501PZ datasheet
Members of the Texas Instruments Widebus + TM Family State-of-the-Art EPIC-B TM BiCMOS Design Significantly Reduces Power Dissipation UBT TM (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode ESD Protection Exceeds 2000 V per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model = 200 pF, = 0) Latch-Up Performance Exceeds 500 mA per JEDEC Standard JESD-17
Typical VOLP (Output Ground Bounce) V at VCC = 25°C Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise High-Drive Outputs 32-mA IOH, 64-mA IOL ) Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors Packaged in 100-Pin Plastic Thin Quad Flat (PZ) Package With × 14-mm Body Using 0.5-mm Lead PitchWidebus+, EPIC-B, and UBT are trademarks of Texas Instruments Incorporated.
UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303description
These 36-bit UBTs combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Data flow for A is similar to that to B, but uses OEBA, LEBA, and CLKBA. Output-enable OEAB is active high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state. The output enables are complementary (OEAB is active high, and OEBA is active low). To ensure the high-impedance state during power up or power down, OEBA should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B). Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. The SN54ABT32501 is characterized for operation over the full military temperature range to 125°C. The SN74ABT32501 is characterized for operation from to 85°C.FUNCTION TABLE INPUTS OEAB LEAB CLKAB OUTPUT B0 B0§
A-to-B data flow is shown: B-to-A flow is similar, but uses OEBA, LEBA, and CLKBA. Output level before the indicated steady-state input conditions were established § Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low
|Some Part number from the same manufacture Texas Instruments, Inc.|
|SN74ABT32543 36-bit Registered Bus Transceivers With 3-state Outputs|
|SN74ABT32543PZ ti SN74ABT32543, 36-Bit Registered Bus Transceivers With 3-State Outputs|
|SN74ABT328D ti SN74ABT328, SN74ABT328|
|SN74ABT329D ti SN74ABT329, 1-Line to 6-Line Clock Driver|
|SN74ABT3611 Clocked Fifo: 64x36|
|SN74ABT3611-15PCB ti SN74ABT3611, 64 X 36 Synchronous Fifo Memory|
|SN74ABT3611-20 Clocked Fifo: 64x36|
|SN74ABT3611-20PCB ti SN74ABT3611, 64 X 36 Synchronous Fifo Memory|
|SN74ABT3611-30 Clocked Fifo: 64x36|
|SN74ABT3611-30PCB ti SN74ABT3611, 64 X 36 Synchronous Fifo Memory|
|SN74ABT3611PCB 64 36 Clocked First-in, First-out Memory|
|SN74ABT3612 Clocked Bidirectional Fifo: 64x36x2|
|SN74ABT3612-15PCB ti SN74ABT3612, 64 X 36 X 2 Bidirectional Synchronous Fifo Memory|
|SN74ABT3612-20 Clocked Bidirectional Fifo: 64x36x2|
|SN74ABT3612-20PCB ti SN74ABT3612, 64 X 36 X 2 Bidirectional Synchronous Fifo Memory|
|SN74ABT3612-30 Clocked Bidirectional Fifo: 64x36x2|
|SN74ABT3612-30PCB ti SN74ABT3612, 64 X 36 X 2 Bidirectional Synchronous Fifo Memory|
|SN74ABT3612PCB 64 36 2 Clocked Bidirectional First-in, First-out Memory|
CY54FCT374ATDMB : D-Type (3-State) Latches ti CY54FCT374T, Octal Transparent D-type Latches With 3-State Outputs
DCP010505P-U : ti DCP0105, Miniature 5V Input, 1W ISOlated Unregulated DC/DC Converters
PT6981N : Plug-in Power Solutions->Non-Isolated->Multiple Ou ti PT6981, 2.5V/1.8V, 10.5A 12V-Input Dual Output Isr
SN54180 : Parity Checkers
SN74ABTH18646APM : ti SN74ABTH18504A, Scan Test Devices With 20-Bit Universal Bus Transceivers
TAS1020B : Usb Streaming Controller
TPS75533KC : ti TPS75533, Very Low Dropout (LDO) 3.3-Volt 5A LDO With Power Good Output
SN75C3222EDBR : 3-V to 5.5-V Multichannel RS-232 Line Driver/Receiver With +/-15-kV ESD (HBM) Protection
RI-TRP-RE2B_1 : 23mm Glass Transponder
74ACT11373DB : Octal Transparent D-type Latch With 3-state Outputs. 74ACT11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS Eight Latches in a Single Package 3-State Bus Driving True Outputs Full Parallel Access for Loading Buffered Input and Output-Enable Pins Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise.
74FR16540 : Bipolar->F Family. 16-Bit Buffer/line Driver With 3-STATE Outputs. The 74FR16540 contains sixteen inverting buffers with 3STATE outputs designed to be employed as a memory and address driver, clock driver, or bus-oriented transmitter/ receiver. The device is byte controlled. Each byte has separate 3-STATE control inputs which can be shorted together for full 16-bit operation. s Inverting buffers s 3-STATE outputs drive.
74LVT162240A : 74LVT162240A; 3.3 V LVT 16-bit Inverting Buffer/driver With 30 Ohm Termination Resistors (3-State);; Package: SOT362-1 (TSSOP48), SOT370-1 (SSOP48).
74V1T03S : Single 2-input Open Drain NAND Gate. HIGH SPEED: tPD 7 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC 1 µA (MAX.) 25 oC COMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUTS OPERATING VOLTAGE RANGE: VCC (OPR) to 5.5V IMPROVED LATCH-UP IMMUNITY ORDER CODE: 74V1T03S 74V1T03C This device can, with an external pull-up resistor, be used in wired AND configuration.
7LVC245APWDH : Octal Bus Transceiver With Direction Pin With 5-volt Tolerant Inputs/outputs 3-state.
HCF40193BC1 : Presettable Up/down Counters ( Dual Clock With Reset ) 40192b BCD Type 40193b Binary Type.
IDT54FCT16652AT : Bus Oriented Circuits. Fast CMOS 16-bit Bus Transceiver/register. MICRON CMOS Technology High-speed, low-power CMOS replacement for ABT functions Typical tSK(o) (Output Skew) < 250ps Low input and output leakage 1µ A (max.) ESD > 2000V per MIL-STD-883, Method > 200V using machine model = 0) VCC 5V ±10% High drive outputs (-32mA IOH, 64mA IOL) Power off disable outputs permit "live insertion" Typical VOLP.
IDTQS32X383Q1 : 20-bit Bus Switch/exchange. QUICKSWITCH® PRODUCTS HIGH-SPEED CMOS 20-BIT BUS EXCHANGE SWITCH Enhanced N channel FET with no inherent diode to Vcc 5 bidirectional switches connect inputs to outputs Zero propagation delay, zero ground bounce Undershoot clamp diodes on all switch and control inputs 20-bit double-width format Bus exchange allows nibble swap Zero ground bounce in flow-through.
MM74C74 : Bipolar->TTL Family. Dual D Flip-flop. The MM54C74 MM74C74 dual D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors Each flipflop has independent data preset clear and clock inputs and Q and Q outputs The logic level present at the data input is transferred to the output during the positive going transition of the clock.
PI74STX1G00 : 2-Input NAND Gate. High-speed: tPD = 2.4ns typical into @ 5V VCC Broad operating range: VCC 1.65V 5.5V Power down high-impedance inputs/outputs High output drive: at 3V VCC Package: 5-pin space saving SOT23 and SC70 The a 2-input NAND gate that operates over the to 5.5V VCC operating range. Pericoms PI74STX series of products are produced using the Companys advanced submicron.
PTN3310 : PTN3310; PTN3311; High-speed Serial Logic Translators;; Package: SOT505-2 (TSSOP8), SOT96 (SO8).
SN54ABTH16460 : Bus Oriented Circuits. 4-to-1 Multiplexed/demultiplexed Transceivers With 3-state Outputs.
SN74AHC245MDWREP : Standard Transceivers. ti SN74AHC245-EP, Military Enhanced Plastic Octal Bus Transceivers With 3-State Outputs.
SN74F299DW : ti SN74F299, Universal Shift / Storage Registers. These 8-bit universal shift /storage registers feature multiplexed I/O ports to achieve full 8-bit data handling in a single 20-pin package. Two function-select (S0, S1) inputs and two output-enable (OE1, OE2) inputs can be used to choose the modes of operation listed in the function table. Four Modes of Operation: Hold (Store) Shift Right Shift Left.
SN74LVTH18514DGGR : ti SN74LVTH18514, 3.3-V Abt Scan Test Devices With 20-Bit Universal Bus Transceivers.
TC4069UBFN : TC4000B Series. Function = Hex Inverter ;; Pins = 14.
TC74LVXC3245FS : TC74LVX Series. Function = Dual Supply Octal Bus Tranceiver ;; Pins = 24 ;; Additional Information = .
TC7SZ04FE : LVC/LCX/Z SERIES, 1-INPUT INVERT GATE, PDSO5. s: Gate Type: NOT ; Supply Voltage: 1.8V ; Logic Family: CMOS ; Inputs: 1 ; Propagation Delay: 10 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Pin Count: 5 ; IC Package Type: Other, 0.50 MM PITCH, PLASTIC, SON-5.