|Category||Semiconductors => Space & High Reliability => Logic Products => Flip-Flop/Latch/Registers|
|Part family||SN54ALS174 Hex D-type Flip-Flops With Clear|
|Description||Hex D-type Flip-Flops With Clear 20-LCCC -55 to 125|
|Company||Texas Instruments, Inc.|
|Datasheet||Download SN54ALS174 datasheet
|Cross ref.||Similar parts: SN74LS112AD, SN74LS112ADR2, SN74LS174D, SN74LS174DR2, SN74LS174JD, SN74LS174JDS, SN74LS174JS, SN74LS174N, SN74LS174ND, SN74LS174NDS|
|Operating Temperature Range(C)||-55 to 125|
|Output Drive (IOL/IOH)(Max)(mA)||8/-0.4|
|F @ Nom Voltage(Max)(Mhz)||75|
|ICC @ Nom Voltage(Max)(mA)||19|
|tpd @ Nom Voltage(Max)(ns)||17|
|Pin nb||Package type||Ind std||JEDEC code||Package qty||Carrier||Device mark||Width (mm)||Length (mm)||Thick (mm)||Pitch (mm)|
|• Input and Output Characteristics of Digital Integrated Circuits
This report contains a comprehensive collection of the input and output characteristic curves of typical integrated circuits from various logic families. These curves go beyond the information given in data sheets by providing additional details regarding | Doc
|• Advanced Schottky (ALS and AS) Logic Families
This document introduces the advanced Schottky family of clamped TTL integrated circuits (ICs). Detailed electrical characteristics of the 'AS and 'ALS devices with table formats are provided. Guidelines for designing high-performance digital systems using | Doc
|• Power-Up Behavior of Clocked Devices (Rev. A) | Doc|
|• Live Insertion
Many applications require the ability to exchange modules in electronic systems without removing the supply voltage from the module (live insertion). For example an electronic telephone exchange must always remain operational even during module maintenance | Doc
|• Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)
The spectrum of bus-interface devices with damping resistors or balanced/light output drive currently offered by various logic vendors is confusing at best. Inconsistencies in naming conventions and methods used for implementation make it difficult to iden | Doc
|• Designing With Logic (Rev. C)
Data sheets, which usually give information on device behavior only under recommended operating conditions, may only partially answer engineering questions that arise during the development of systems using logic devices. However, information is frequently | Doc
'ALS174 and 'AS174 Contain Six Flip-Flops With Single-Rail Outputs 'ALS175 and 'AS175B Contain Four Flip-Flops With Double-Rail Outputs Buffered Clock and Direct-Clear Inputs
Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Fully Buffered Outputs for Maximum Isolation From External Disturbances ('AS Only)description
These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct-clear (CLR) input. The 'ALS175 and 'AS175B feature complementary outputs from each flip-flop. Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output. These circuits are fully compatible for use with most TTL circuits.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
TA PACKAGE ORDERABLE PART NUMBER SN74ALS174N PDIP N Tube SN74ALS175N SN74AS175BN Tube Tape and reel Tube to 70°C SOIC D Tape and reel Tube Tape and reel Tube Tape and reel SN74AS175BDR SN74ALS174NSR SOP NS Tape and reel SN74AS175BNSR SNJ54ALS174J CDIP J Tube to 125°C CFP W Tube SNJ54AS174FK SNJ54ALS175FK TOP-SIDE MARKING SNJ54ALS174FK SNJ54AS174FK
SNJ54ALS175FK Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. This orderable is not recommended for new designs. FUNCTION TABLE (each flip-flop) INPUTS CLR CLK OUTPUTS H Q0To Five Other Channels Pin numbers shown are for the J, N, NS, and W packages.
absolute maximum ratings over operating free-air temperature range, SN54/74ALS174, SN54/74ALS175 (unless otherwise noted)
Supply voltage, VCC. 7 V Input voltage, VI. 7 V Package thermal impedance, JA (see Note 1): D package. 73°C/W N package. 67°C/W NS package. 64°C/W Storage temperature range, Tstg. to 150°C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.
SN54ALS174 SN54ALS175 MIN VCC VIH VIL IOH IOL TA Supply voltage High-level input voltage Low-level input voltage High-level output current Low-level output current Operating free-air temperature NOM 5 MAX SN74ALS174 SN74ALS175 MIN NOM 5 MAX mA °C UNIT
NOTE 2: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
|Some Part number from the same manufacture Texas Instruments, Inc.|
|SN54ALS174FK Hex/quadruple D-type Flip-flops With Clear|
|SN54ALS174J ti SN54ALS174, Hex D-type Flip-flops With Clear|
|SN54ALS175 Hex/quadruple D-type Flip-flops With Clear|
|SN54ALS175J ti SN54ALS175, Quadruple D-type Flip-flops With Clear|
|SN54ALS191A Synchronous 4-bit Up/down Binary Counters|
|SN54ALS191AJ ti SN54ALS191A, Synchronous 4-Bit Up/down Binary Counter|
|SN54ALS191J ti SN54ALS191, Synchronous 4-Bit Up/down Binary Counters|
|SN54ALS193A Synchronous 4-bit Up/down Binary Counters With Dual Clock And Clear|
|SN54ALS193AJ ti SN54ALS193A, Synchronous 4-Bit Up/down Binary Counters With Dual Clock|
|SN54ALS193J ti SN54ALS193, Synchronous 4-Bit Up/down Binary Counters With Dual Clock And Clear|
|SN54ALS20AFK Dual 4-input Positive-nand Gates|
|SN54ALS20AJ ti SN54ALS20A, Dual 4-Input Positive-nand Gates|
|SN54ALS21AFK Dual 4-input Positive-and Gates|
|SN54ALS21AJ ti SN54ALS21A, Dual 4-Input Positive-and Gates|
|SN54ALS240AFK Octal Buffers/drivers With 3-state Outputs|
SN54ABT162841WD : 20-bit Bus-interface D-type Latches With 3-state Outputs
SN74ACT86PW : ti SN74ACT86, Quadruple 2-Input Exclusive-OR GATEs
SN74ALVC125NSR : Non-Inverting Buffers and Drivers ti SN74ALVC125, Quadruple Bus Buffer Gates With 3-State Outputs
SN74CBT3245CDBR : Octal Fet Bus Switch With -2 V Undershoot Protection
SN74LVC2G04DCTR : Dual Inverter
TLV2422CPWLE : Advanced Lincmose Rail-to-rail Output Wide-input-voltage Micropower Dual Operational Amplifiers
5962-9583403VXXC : Precision Programmable Reference
TPS78650DCQR : Ultralow-noise, High-psrr, Fast, RF, 1.5-a Low-dropout Linear Regulators
SN75C1406NSRE4 : Triple Low-power Drivers/receivers
LMZ20501 : 1A SIMPLE SWITCHER® Nano Module with 5.5V Maximum Input Voltage The LMZ20501 SIMPLE SWITCHER® Nano Module regulator is an easy-to-use synchronous step-down DC-DC converter capable of driving up to 1 A of load from an input of up to 5.5 V, with exceptional efficiency and output accuracy in a very small solution size. The innovative package contains the regulator
TCAN1051GVDQ1 : 890 - Immediate Specifications: Family: Interface - Drivers, Receivers, Transceivers ; Series: Automotive, AEC-Q100 ; Packaging: Tube ; Type: Transceiver ; Protocol: CAN ; Number of Drivers/Receivers: 1/1 ; Duplex: Half ; Receiver Hysteresis: 120mV ; Data Rate: 5Mbps ; Voltage - Supply: 4.5 V ~ 5.5 V ; Operating Te
54LVXC3245 : CMOS/BiCMOS->LV/LVQ/LVX Family->Low Voltage. 8-bit Dual Supply Configurable Voltage Interface Transceiver With Tri-state Outputs.
5962-9680301Q2A : ti SN54AHCU04, Hex Inverters. Operating Range to 5.5-V VCC Unbuffered Outputs Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds JESD 2000-V Human-Body Model 200-V Machine Model 1000-V Charged-Device Model (C101) The 'AHCU04 devices contain six independent inverters. These devices perform the Boolean function = A. Internal circuitry consists of single-stage.
74ACT16373 : CMOS/BiCMOS->AC/ACT Family. 16-bit D-type Transparent Latch With 3-state Outputs.
74FCT162H501CTPACT : Universal Bus Transceivers (UBTs). ti CY74FCT162H501T, 18-Bit Universal Bus Transceivers With Bus-hold And 3-State Outputs.
74V1T126S : Single Bus Buffer 3-state. HIGH SPEED: tPD 3.8 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC 1 µA (MAX.) 25 oC COMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUT SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL 8 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCC (OPR) to 5.5V IMPROVED LATCH-UP IMMUNITY ORDER CODE:.
CD74HCT4520 : Synchronous Counters-> CMOS/BiCMOS->HC/HCT Family. High Speed CMOS Logic Dual Synchronous Counters.
DG212CSE : Quad SPST Smos Analog Switches.
HCF40192 : HCF->CMOS 4000B Series. Presettable Up/down Counters (DUAL Clock With RESET) BCD Type.
IDT74FCT240C : Bus Oriented Circuits. Fast CMOS Octal Buffer/line Driver. IDT74FCT240A 25% faster than FAST to 55% faster than FAST 64mA IOL CMOS power levels (1mW typ. static) Meets or exceeds JEDEC standard 18 s Available in SOIC package The FCT240 octal buffer/line driver is built using an advanced dual metal CMOS technology. The FCT240 is designed to be employed as a memory and address driver, clock driver, and bus-oriented.
S-75L04ANC : . General . . Applications. Pin Assignment. Marking. Logic Diagram. Physical Dimensions. Ordering. Absolute Maximum Ratings. Recommended Operating Conditions DC Characteristics. AC Characteristics. Input Pin Equivalent Circuit. Frequently Asked Questions. The is an inverter fabricated by utilizing advanced silicongate CMOS technology which provides the inherent.
SN54LS112 : Dual J-k Negative-edge-triggered Flip-flops With Preset And Clear.
SN54LS599FK : 8-bit Shift Registers With Output Latches. PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. .
SN54LVTH182514 : 3.3-v Abt Scan Test Devices With 20-bit Universal Bus Transceivers. SN74LVTH182514 3.3-V ABT SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS Members of the Texas Instruments (TITM) SCOPE TM Family of Testability Products Members of the TI Widebus TM Family State-of-the-Art 3.3-V ABT Design Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC) Support Unregulated Battery Operation.
SN74AS27D : ti SN74AS27, Triple 3-Input Positive-nOR GATEs. Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs These devices contain three independent 3-input positive-NOR gates. They perform the Boolean functions or in positive logic. The SN54ALS27A and SN54AS27 are characterized for operation over the full military temperature.
SN74LV573A : CMOS/BiCMOS->LV/LVQ/LVX Family->Low Voltage. Octal Transparent D-type Latches With 3-state Outputs.
SN74LVC14A : CMOS/BiCMOS->LVC/ALVC/VCX Family->Low Voltage. Hex Schmitt-trigger Inverters.
TB3R2 : Quad Receiver With Preferred State Output (3.3-V)These Quad Differential Receivers Accept Digital Data Over Balanced Transmission Lines. They Translate Differential Input Logic Levels to TTL Output Logic Levels.the TB3R1 is a Pin And Function-compatible Replacement For The Agere Systems BRF1A And BRF2A, Includes 3 KV HBM And 2 KV CDM Esd Protection.the.
A1440A-2VQG100M : FPGA, 564 CLBS, 4000 GATES, 110 MHz, PQFP100. s: System Gates: 4000 ; Logic Cells / Logic Blocks: 564 ; Package Type: Other, 1 MM HEIGHT, MO-136, VQFP-100 ; Logic Family: CMOS ; Pins: 100 ; Internal Frequency: 110 MHz ; Operating Temperature: -55 to 125 C (-67 to 257 F) ; Supply Voltage: 5V.
74ACT02CW : ACT SERIES, QUAD 2-INPUT NOR GATE, UUC14. s: Gate Type: NOR ; Supply Voltage: 5V ; Logic Family: CMOS ; Inputs: 2 ; Propagation Delay: 9.5 ns ; Pin Count: 14.