|Category||Logic => Counters => Bipolar->ALS Family|
|Description||Synchronous 4-bit Decade And Binary Counters|
|Company||Texas Instruments, Inc.|
|Datasheet||Download SN54ALS160B datasheet
SN54ALS160B THRU SN54ALS163B, SN54AS160 THRU SN54AS163 SN74ALS160B THRU SN74ALS163B, SN74AS160 THRU SN74AS163 SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS
Internal Look-Ahead for Fast Counting Carry Output for n-Bit Cascading Synchronous Counting Synchronously Programmable Package Options include Plastic Small Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs Dependable Texas Instruments Quality and Reliabilitydescription
These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 'ALS162B, 'AS160, and 'AS162 are decade counters, and the 'ALS163B, 'AS161, and 'AS163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.
These counters are fully programmable; that is, they may be preset to any number between 0 and 15. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. The clear function for the 'ALS161B, 'AS160, and 'AS161 is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of the clock, load, or enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to the clear input to synchronously clear the counter to 0000 (LLLL). The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (ENP and ENT) must be high to count, and ENT is fed forward to enable the ripple carry output. The ripple carry output (RCO) thus enabled will produce a high-level pulse while the count is maximum or 15 with QA high). This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT are allowed regardless of the level of the clock input. These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times. The SN54ALS160B through SN54ALS163B and SN54AS160 through SN54AS163 are characterized for operation over the full military temperature range to 125°C. The SN74ALS160B through SN74ALS163B and SN74AS160 through SN74AS163 are characterized for operation from to 70°C.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
'ALS160B AND 'AS160 BINARY COUNTERS WITH DIRECT CLEAR CTRDIV10 CLR LOAD M1 M2 ENT ENP CLK 9 15 RCO ENT ENP CLK CLR LOAD 9 15 RCO 'ALS162B AND 'AS162 BINARY COUNTERS WITH SYNCHRONOUS CLEAR CTRDIV10 5CT=0
These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages. 'ALS162B and 'AS162 decade counters are similar; however the clear is synchronous as shown for the 'ALS163B and 'AS163 binary counters.
'ALS161B AND 'AS161 BINARY COUNTERS WITH DIRECT CLEAR CTRDIV16 CLR LOAD M1 M2 ENT ENP CLK = 15 RCO ENT ENP CLK CLR LOAD = 15 RCO 'ALS163B AND 'AS163 BINARY COUNTERS WITH SYNCHRONOUS CLEAR CTRDIV16 5CT=0
These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages. 'ALS161B and 'AS161 synchronous binary counters are similar; however the clear is asynchronous as shown for the 'ALS160B and 'AS160 decade counters.
|Some Part number from the same manufacture Texas Instruments, Inc.|
|SN54ALS161B Synchronous 4-bit Decade And Binary Counters|
|SN54ALS161BJ ti SN54ALS161B, Synchronous 4-Bit Binary Counters|
|SN54ALS162B Synchronous 4-bit Decade And Binary Counters|
|SN54ALS163BJ ti SN54ALS163B, Synchronous 4-Bit Binary Counters|
|SN54ALS165FK Parallel-load 8-bit Registers|
|SN54ALS169BFK Synchronous 4-bit Up/down Binary Counters|
|SN54ALS169BJ ti SN54ALS169B, Synchronous 4-Bit Up/down Binary Counters|
|SN54ALS174 Hex/quadruple D-type Flip-flops With Clear|
|SN54ALS174J ti SN54ALS174, Hex D-type Flip-flops With Clear|
|SN54ALS175 Hex/quadruple D-type Flip-flops With Clear|
|SN54ALS175J ti SN54ALS175, Quadruple D-type Flip-flops With Clear|
|SN54ALS191A Synchronous 4-bit Up/down Binary Counters|
74FCT162543ATPACT : Registered Transceivers ti CY74FCT162543T, 16-Bit Registered Transceivers With 3-State Outputs
LT1004-1.2LP : Micropower Integrated Voltage References
SN74LVC74ADT : D-Type Flip-Flops ti SN74LVC74A, Dual Positive-edge-triggered D-type Flip-flops With Clear And Preset
SN74LVCH16374ADGGR : D-Type (3-State) Flip-Flops ti SN74LVCH16374A, 16-Bit Edge-triggered D-type Flip-flop With 3-State Outputs
TL1051FR-X : ti TL1051, Video Preprocessor Circuit
TPS73625 : Cap-Free, NMOS, 400mA Low Dropout Regulator With Reverse Current Protection
5962-9957201NXA : Precision Programmable Reference
TSL230AR-LF : Programmable Light-to-frequency Converters
TLC555CDG4 : Lincmose Timers
BQ2000TPWRG4 : IC, BATTERY CHARGER, 2A, TSSOP-8 Specifications: Battery Type: Li-Ion, Li Polymer, NiCd, NiMH ; Input Voltage: 6V ; Battery Charge Voltage: 2V ; Charge Current Max: 2A ; No. of Series Cells: - ; Battery IC Case Style: TSSOP ; No. of Pins: 8 ; Operating Temperature Range: -20°C to +70°C ; MSL: -
SN65HVD11DG4 : Interface - Drivers, Receivers, Transceiver Integrated Circuit (ics) Transceiver Tube 3 V ~ 3.6 V; IC RS485 TRANSCEIVER 3.3V 8-SOIC Specifications: Number of Drivers/Receivers: 1/1 ; Type: Transceiver ; Voltage - Supply: 3 V ~ 3.6 V ; Package / Case: 8-SOIC (0.154", 3.90mm Width) ; Packaging: Tube ; Protocol: RS485 ; Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant
TPS55340 : Integrated, 5-A 40-V Wide Input Range Boost/SEPIC/Flyback DC-DC Converter The TPS55340 is a monolithic non-synchronous switching regulator with integrated 5-A, 40-V power switch. It can be configured in several standard switching-regulator topologies, including boost, SEPIC and isolated flyback. Th
5962-9669801QXA : Registered Transceivers. ti SN54ABTH18646A, Scan Test Devices With 18-Bit Transceivers And Registers.
5962-9680501Q2A : ti SN54AHC04, Hex Inverters. Operating Range to 5.5-V VCC Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds JESD 2000-V Human-Body Model 200-V Machine Model 1000-V Charged-Device Model (C101) The 'AHC04 devices contain six independent inverters. These devices perform the Boolean function = A. ORDERING INFORMATION TA PACKAGE QFN RGY PDIP N SOIC to 85°C.
M74HCT10 : HC/HCT->High Speed CMOS. Triple 3-INPUT NAND Gate. HIGH SPEED: tPD = 14ns (TYP.) at VCC = 4.5V LOW POWER DISSIPATION: ICC at TA=25°C COMPATIBLE WITH TTL OUTPUTS : VIH = 2V (MIN.) VIL = 0.8V (MAX) BALANCED PROPAGATION DELAYS: tPLH tPHL SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 4mA (MIN) PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 10 ORDER CODES The is an high speed CMOS TRIPLE 3-INPUT NAND GATE fabricated.
NC7WZ126K8X : Tinylogic Uhs Dual Buffer With 3-state Outputs. The is a Dual Non-Inverting Buffer with independent active HIGH enables for the 3-STATE outputs. The Ultra High Speed device is fabricated with advanced CMOS technology to achieve superior switching performance with high output drive while maintaining low static power dissipation over a broad VCC operating range. The device is specified to operate over.
QS3VH2862 : 2.5V/3.3V 10-Bit Active High And Low Enable, High Bandwidth Switch. 3.3V 10-BIT ACTIVE HIGH AND LOW ENABLE, HIGH BANDWIDTH SWITCH QUICKSWITCH® PRODUCTS 3.3V 10-BIT ACTIVE HIGH AND LOW ENABLE, HIGH BANDWIDTH SWITCH N channel FET switches with no parasitic diode to VCC Isolation under power-off conditions No DC path to VCC or GND 5V tolerant in OFF and ON state 5V tolerant I/Os Flat RON characteristics over operating.
SL4516B : Presettable Up/down Counter. The SL4516B Presettable Binary Up/Down Counter consists of four synchronously clocked D -type flip-flops (with a gating structure to provide T-type flip-flop capability) connected as counters. This counter can be cleared by a high level on the RESET line, and can be preset to any binary number present on the jam inputs by a high level on the PRESET.
SN54ABT32501 : Bus Oriented Circuits. Members of the Texas Instruments Widebus + TM Family State-of-the-Art EPIC-B TM BiCMOS Design Significantly Reduces Power Dissipation UBT TM (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode ESD Protection Exceeds 2000 V per MIL-STD-883C, Method 3015; Exceeds 200 V Using.
SN74ALS561ADW : ti SN74ALS561A, Synchronous 4-Bit Binary Counters With 3-State Outputs.
SN74LS298 : Multiplexers->Bipolar->LS Family. Quad 2-input Multiplexer With Storage.
SN74SSTL16857 : Bipolar->TTL Family. 14-bit Sstl_2 Registered Buffer. Member of the Texas Instruments WidebusTM Family Supports SSTL_2 Signal Data Inputs and Outputs Supports LVTTL Switching Levels on the RESET Pin Differential CLK Signal Flow-Through Architecture Optimizes PCB Layout Meets SSTL_2 Class II s Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II ESD Protection Exceeds JESD 2000-V Human-Body Model.
XMT5360B-155-FP : 622 Mb/s Logic Interface Laser Transmitter. 622 Mb/s Logic Interface Laser Transmitter Preliminary Technical Data SONET/SDH Compliant S-4.1 OC12 SR, to +85°C Operation Compact 20 Pin Package ECL/PECL Logic Interface Multisourced Pinout The is a high performance uncooled optical laser transmitter for CCITT SDH and ANSI SONET applications. It is designed with an ECL/PECL logic interface for 622 MBd transmission.
NB4N316M : 3.3V Any Level Input to Open Collector CML output Buffer/ Translator w/ Input Hyst The NB4N316M is a differential Clock or Data receiver and will accept AnyLevel input signals: LVPECL, CML, LVCMOS, LVTTL, or LVDS. These signals will be translated to CML, operating up to 2.0 GHz or 2.5 Gb/s, respectively. As such, the NB4N316M is ideal for SONET, GigE,.
A3P030-1VQ100YI : FPGA, 768 CLBS, 30000 GATES, PQFP100. s: System Gates: 30000 ; Logic Cells / Logic Blocks: 768 ; Package Type: QFP, Other, 14 X 14 MM, 1 MM HEIGHT, 0.50 MM PITCH, QFP-100 ; Logic Family: CMOS ; Pins: 100 ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Supply Voltage: 1.5V.
850S1601AGI : 850S SERIES, 16 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO24. s: Output Characteristics: TRUE ; Supply Voltage: 3.3V ; Package Type: TSSOP, 4.40 X 7.80 MM, 0.925 MM HEIGHT, MO1-53, TSSOP-24 ; Number of Pins: 24 ; Inputs: 16 ; Operating Temperature: -40 to 85 C (-40 to 185 F).