Details, datasheet, quote on part number: M48T513V-70CS1
PartM48T513V-70CS1
CategoryMemory => SRAM
Description3.3v-5v 4 Mbit 512kb x8 Timekeeper SRAM
CompanyST Microelectronics, Inc.
DatasheetDownload M48T513V-70CS1 datasheet
  

 

Features, Applications

INTEGRATED ULTRA LOW POWER SRAM, REAL TIME CLOCK, POWER-FAIL CONTROL CIRCUIT, BATTERY, and CRYSTAL YEAR 2000 COMPLIANT BCD CODED CENTURY, YEAR, MONTH, DAY, DATE, HOURS, MINUTES, and SECONDS BATTERY LOW WARNING FLAG AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION TWO WRITE PROTECT VOLTAGES: (VPFD = Power-fail Deselect Voltage) M48T513Y: 4.2V VPFD M48T513V: 2.7V VPFD 3.0V

CONVENTIONAL SRAM OPERATION; UNLIMITED WRITE CYCLES SOFTWARE CONTROLLED CLOCK CALIBRATION for HIGH ACCURACY APPLICATIONS 10 YEARS of DATA RETENTION and CLOCK OPERATION in the ABSENCE of POWER SELF CONTAINED BATTERY and CRYSTAL in DIP PACKAGE MICROPROCESSOR POWER-ON RESET (Valid even during battery back-up mode) PROGRAMMABLE ALARM OUTPUT ACTIVE in BATTERY BACK-UP MODE SURFACE MOUNT CHIP SET PACKAGING INCLUDES a 44-PIN SOIC and a 32-LEAD TSOP (SNAPHAT TOP TO BE ORDERED SEPARATELY) SOIC PACKAGE PROVIDES DIRECT CONNECTION for a SNAPHAT TOP WHICH CONTAINS the BATTERY and CRYSTAL SNAPHAT® HOUSING (BATTERY/CRYSTAL) IS REPLACEABLE

G W WDI RST RSTIN IRQ/FT VCC VSS Address Inputs Data Inputs / Outputs Chip Enable Input Output Enable Input Write Enable Input Watchdog input Reset Output (open drain) Reset Input Interrupt / Frequency Test Output (open drain) Supply Voltage Ground

Symbol TA TSTG V IO VCC IO PD Parameter Ambient Operating Temperature Storage Temperature (VCC Off, Oscillator Off) Input or Output Voltages M48T513Y Supply Voltage M48T513V Output Current Power Dissipation mA W Value ­0.3 to VCC to 7.0 Unit °C V

Note: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum rating conditions for extended periods of time may affect reliability. 2. Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).

CAUTION: Negative undershoots below ­0.3V are not allowed on any pin while in the Battery Back-up mode.

DESCRIPTION The M48T513Y/V TIMEKEEPER RAM x 8 non-volatile static RAM and real time clock, with programmable alarms and a watchdog timer. The special DIP package provides a fully integrated battery back-up memory and real time clock solution. The M48T513Y/V directly replaces industry standard x 8 SRAM. It also provides the non-volatility of Flash without any requirement for special write timing or limitations on the number of writes that can be performed.

For surface mount environments ST provides a Chip Set solution consisting a 44 pin 330mil SOIC TIMEKEEPER Supervisor (M48T201V/Y) and a 32 pin TSOP Type x 20mm) LPSRAM (M68Z512/W) packages. The 44 pin 330mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT housing containing the battery.

LITHIUM CELL VOLTAGE SENSE AND SWITCHING CIRCUITRY VPFD

The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery damage due to the high temperatures required for device surfacemounting. The SNAPHAT housing is keyed to prevent reverse insertion. The SNAPHAT battery package is shipped separately in plastic anti-static tubes or in Tape & Reel form. The part number is "M4Txx-BR12SH1". Figure 3 illustrates the static memory array and the quartz controlled clock oscillator. The clock locations contain the century, year, month, date, day, hour, minute, and second in 24 hour BCD format. Corrections for 28, 29 (leap year), 30, and 31 day months are made automatically. The nine clock bytes (7FFFFh-7FFF9h and 7FFF1h) are not the actual clock counters, they are memory locations consisting of BiPORTTM read/write memory cells within the static RAM array. The M48T513Y/V includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any

other location in the static memory array. Byte 7FFF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting. Byte 7FFF7h contains the watchdog timer setting. The watchdog timer can generate either a reset or an interrupt, depending on the state of the Watchdog Steering bit (WDS). Bytes 7FFF6h-7FFF2h include bits that, when programmed, provide for clock alarm functionality. Alarms are activated when the register content matches the month, date, hours, minutes, and seconds of the clock registers. Byte 7FFF1h contains century information. Byte 7FFF0h contains additional flag information pertaining to the watchdog timer, the alarm condition and the battery status. The M48T513Y/V also has its own Power-Fail Detect circuit. This control circuitry constantly monitors the supply voltage for an out of tolerance condition. When VCC is out of tolerance, the circuit write protects the TIMEKEEPER register data and external SRAM, providing data security in the midst of unpredictable system operation. As VCC falls, the control circuitry automatically switches to the battery, maintaining data and clock operation until valid power is restored.


 

Related products with the same datasheet
M48T513V-70PM1
M48T513V-85CS1
M48T513V-85PM1
M48T513VPM
M48T513VSH
M48T513Y-70CS1
M48T513Y-70PM1
M48T513Y-85CS1
M48T513Y-85PM1
M48T513YPM
M48T513YSH
Some Part number from the same manufacture ST Microelectronics, Inc.
M48T513V-70PM1 3.3v-5v 4 Mbit 512kb x8 Timekeeper SRAM
M48T513Y 3.3V-5V 4 MB (512K X 8) Timekeeper SRAM
M48T513Y-70CS1 3.3v-5v 4 Mbit 512kb x8 Timekeeper SRAM
M48T513Y-70PL1 3.3V-5V 4 MB (512K X 8) Timekeeper SRAM
M48T513Y-70PM1 3.3v-5v 4 Mbit 512kb x8 Timekeeper SRAM
M48T559Y 64K (8K X8) Timekeeper SRAM With Address/data Multiplexed
M48T559YMH 64 Kbit 8kb x8 Timekeeper SRAM With Address/data Multiplexed
M48T58 64 Kbit (8KB X 8) Timekeeper SRAM
M48T58-70MH1 64 Kbit 8kb x8 Timekeeper SRAM
M48T58V 64 Kbit (8KB X 8) Timekeeper SRAM
M48T58Y
M48T58Y-70MH1
M48T58Y-70MH1E
M48T58Y-70PC1
M48T58YMH 64 Kbit 8kb x8 Timekeeper SRAM
M48T59 64Kb (x8), 70ns, 5V R5%, 10 Year Battery**, Watchdog, Reset Output, Alarms, Battery Low Flag, Wake-up
M48T59-70MH1 64 Kbit 8kb x8 Timekeeper SRAM
M48T59Y 64 Kbit (8KB X8) Timekeeper SRAM
M48T59Y-70MH1
M48T59Y-70MH6 64 Kbit 8kb x8 Timekeeper SRAM
M48T59Y-70MH6E 64 Kbit (8KB X8) Timekeeper SRAM

L7885CP : Positive Voltage Regulators

PSD913G1V-B-12UI : Flash In-system Programmable Isp Peripherals For 8-bit MCUs

PSD913G2V-B-15UI : Configurable Memory System on a Chip For 8-bit Microcontrollers

STW4811M : Power Management ICs Power management for multimedia application processors

M95256-WBN3G : 256 Kbit Serial SPI bus Eeprom with high Speed Clock

M28W320EB-ZB : 32mbit (2Mb x16) and 64mbit (4Mb x16) 3V Supply, Uniform Block, Secure Flash Memories

BTA20-600CWRG : 600 V, 20 A, SNUBBERLESS TRIAC Specifications: Thyristor Type: Triac ; Package Type: TO-220, TO-220, 3 PIN ; Pin Count: 3 ; VDRM: 600 volts ; IT(RMS): 20 amps ; Standards and Certifications: RoHS

ST72361J7TC/XXXX : 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44 Specifications: Life Cycle Stage: ACTIVE ; Clock Speed: 16 MHz ; ROM Type: Flash ; Supply Voltage: 4.5 to 5.5 volts ; I/O Ports: 34 ; Package Type: TQFP, Other, 10 X 10 MM, ROHS COMPLIANT, PLASTIC, TQFP-44 ; Operating Range: Industrial ; Pin Count: 44 ; Operating Temperature: -40 to 85 C (-40 to 185

Same catergory

ACT-SF512K32 : Act-sf512k32 High Speed 512kx32 SRAM / 512kx32 Flash Multichip Module.

AM27C010 : EPROM: 128kx8. s Fast access time Speed options as fast ns s Low power consumption 20 µA typical CMOS standby current s JEDEC-approved pinout s Single +5 V power supply s ±10% power supply tolerance standard s 100% FlashriteTM programming Typical programming time of 16 seconds s Latch-up protected 100 mA from V to VCC High noise immunity s Versatile for simple interfacing.

Am41DL6408H : 64 Megabit (8M X 8-Bit/4M X 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory.

AS58C1001 : 1 Mb. 128k X 8 EePROM EePROM Memory. PLEASE NOTE: An EOL notice was issued on this product in 2001. However, ASI has a large amount of die inventory available. For assistance, please contact your local sales representative. Austin Semiconductor, Inc. reserves the right to change products or s without notice. High speed: 150, 200, and 250ns Data Retention: 10 Years ! Low power dissipation,.

HYM72V32756BLT8 : ->Unbuffered DIMM. 32Mx72bits PC100 Sdram Unbuffered Dimm Based on 32Mx8 Sdram With Lvttl, 4 Banks & 8K Refresh.

IDT72V3653 : 3.3v CMOS Syncfifo (tm)with Bus-matching. Memory storage capacity: x 36 Clock frequencies to 100 MHz (6.5 ns access time) Clocked FIFO buffering data from Port A to Port B IDT Standard timing (using EF and FF) or First Word Fall Through Timing (using OR and IR flag functions) Programmable Almost-Empty and Almost-Full flags; each has five default offsets and 1,024) Serial or parallel programming.

KMM53216004BK : SIMM. = KMM53216004BK 16MBx32 DRAM Simm Using 16MBx4, 4KB Refresh, 5V ;; Density(MB) = 64 ;; Organization = 16Mx32 ;; Mode = Edo ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 72 ;; Component Composition = (16Mx4)x8 ;; Production Status = Eol ;; Comments = Solder.

M1T1HT25FL32 : 1T-SRAM. Standard 1T-SRAM Macros.

M366S1723DTU : Unbuffered DIMM. = M366S1723DTU 16Mx64 Sdram Dimm Based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx64 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 7A,1H,1L ;; #of Pin = 168 ;; Power = C,l ;; Component Composition = (16Mx8)x8+EEPROM ;; Production Status = Mass Production ;; Comments.

M53631601CJ0 : SIMM. = M53631601CJ0 16MB X 36 DRAM Simm Using 16MB X 4 & 16MB X 1, 4KB Refresh, 5V ;; Density(MB) = 64 ;; Organization = 16Mx36 ;; Mode = Edo ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 72 ;; Component Composition = (16Mx4)x8 ;; Production Status = Eol ;; Comments = -.

M5M5Y416CWG-55HI : . Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp. The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory.

MC145310DW : Tone/pulse Dialler With Flash.

MT46V128M4 : 512Mb: X4, X8, X16 DDR Sdram, 66-pin Tsop, 60-ball Fbga. VDD +2.5V ±0.2V, VDDQ +2.5V ±0.2V Bidirectional data strobe (DQS) transmitted/ received with data, i.e., source-synchronous data capture (x16 has two ­ one per byte) Internal, pipelined double-data-rate (DDR) architecture; two data accesses per clock cycle Differential clock inputs (CK and CK#) Commands entered on each positive CK edge DQS edge-aligned.

ST19SF02 : Memory Card. Smartcard MCU With 2 Kbytes of EePROM. 32 K BYTES OF USER ROM WITH PARTITIONING SYSTEM ROM 960 BYTES OF USER RAM WITH PARTITIONING 2 K BYTES OF USER EEPROM WITH PARTITIONING ­ Highly reliable CMOS EEPROM submicron technology ­ 10 years data retention ­ 100,000 Erase/Write cycles endurance ­ Separate Write and Erase cycles for fast "1" programming to 32 bytes Erase or Program SECURITY FIREWALLS.

W24LO1ST : 128kx8, 1m, 2.7v, 70 Ns, Le, S:sop/t:tsop.

WEDPN16M64VR : Registered SDRAM MCP. Organization = 16Mx64,2x16Mx32,4x16Mx16 ;; Speed MHZ = 66-133 ;; Volt = 3.3 ;; Package = 219 Pbga ;; Temp = C,i,m ;;.

KFH2G16Q2M : OneNAND™ 2G neNAND™ is a monolithic integrated circuit with a NAND Flash array using a NOR Flash interface. This device includes control logic, a NAND Flash array, and 5KB of internal BufferRAM..

IS61DDB41M36 : DDR-II (Burst of 4) CIO Synchronous SRAMs The 36Mb IS61DDB41M36 and IS61DDB42M18 are synchronous, high-performance CMOS static random access memory (SRAM) devices. These SRAMs have a common I/O bus. The rising edge of K clock initiates the read/write operation, and all internal operations are self-timed. Refer to the Timing Reference Diagram for Truth.

CY7C1231F-100AXC : 128K X 18 ZBT SRAM, 8.5 ns, PQFP100. s: Memory Category: SRAM Chip ; Density: 2359 kbits ; Number of Words: 128 k ; Bits per Word: 18 bits ; Package Type: TQFP, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100 ; Pins: 100 ; Supply Voltage: 3.3V ; Access Time: 8.5 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

M36L0R7050L3ZAME : SPECIALTY MEMORY CIRCUIT, PBGA88. s: Density: 134218 kbits ; Number of Words: 8000 k ; Bits per Word: 16 bits ; Package Type: 8 X 10 MM, 0.80 MM PITCH, ROHS COMPLIANT, TFBGA-88 ; Pins: 88 ; Supply Voltage: 1.8V ; Operating Temperature: -25 to 85 C (-13 to 185 F).

 
0-C     D-L     M-R     S-Z