Details, datasheet, quote on part number: JD54F573BSA
CategoryLogic => Military/Aerospace->FAST
Description54F573 - Octal D Latch With Tri-state Outputs, Package: Lcc, Pin Nb=20
CompanyNational Semiconductor Corporation
DatasheetDownload JD54F573BSA datasheet
Cross ref.Similar parts: JM38510/34604BSA
Find where to buy


Features, Applications
54F 74F573 Octal D-Type Latch with TRI-STATE Outputs

The is a high speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs This device is functionally identical to the 'F373 but has different pinouts


Inputs and outputs on opposite sides of package allowing easy interface with microprocessors Useful as input or output port for microprocessors Functionally identical to 'F373 TRI-STATE outputs for bus interfacing Guaranteed 4000V minimum ESD protection

Package Description (0 300 Wide) Molded Dual-In-Line 20-Lead Ceramic Dual-In-Line (0 300 Wide) Molded Small Outline JEDEC (0 300 Wide) Molded Small Outline EIAJ 20-Lead Cerpak 20-Lead Ceramic Leadless Chip Carrier Type C

Note 1 Devices also available in 13 reel Use suffix e SCX and SJX Note 2 Military grade device with environmental and burn-in processing Use suffix e DMQB FMQB and LMQB

TRI-STATE is a registered trademark of National Semiconductor Corporation C1995 National Semiconductor Corporation

Data Inputs Latch Enable Input (Active HIGH) TRI-STATE Output Enable Input (Active LOW) TRI-STATE Latch Outputs

The 'F573 contains eight D-type latches with 3-state output buffers When the Latch Enable (LE) input is HIGH data on the Dn inputs enters the latches In this condition the latches are transparent e a latch output will change state each time its D input changes When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE The 3state buffers are controlled by the Output Enable (OE) input When OE is LOW the buffers are in the bi-state mode When OE is HIGH the buffers are in the high impedance mode but this does not interfer with entering new data into the latches Function Table Inputs OE LE Outputs O0 Z

H e HIGH Voltage Level L e LOW Voltage Level X e Immaterial O0 e Value stored from previous clock cycle

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays

If Military Aerospace specified devices are required please contact the National Semiconductor Sales Office Distributors for availability and specifications Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias Plastic VCC Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with VCC e 0V) Standard Output TRI-STATE Output Current Applied to Output in LOW State (Max) ESD Last Passing Voltage (Min)

Free Air Ambient Temperature Military Commercial Supply Voltage Military Commercial

Note 1 Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired Functional operation under these conditions is not implied Note 2 Either voltage limit or current limit is sufficient to protect inputs

Symbol VIH VIL VCD VOH Parameter Min Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54F 10% VCC 54F 10% VCC 74F 10% VCC 74F 10% VCC 74F 5% VCC 74F 5% VCC 54F 10% VCC 74F 10% VCC 54F 74F

Conditions Recognized as a HIGH Signal Recognized as a LOW Signal

Output LOW Voltage Input HIGH Current Input HIGH Current Breakdown Test Output HIGH Leakage Current Input Leakage Test Output Leakage Circuit Current Input LOW Current

IOL 20 mA IOL 24 mA VIN 2 7V VIN 7 0V VOUT e VCC IID 9 mA All Other Pins Grounded VIOD 150 mV All Other Pins Grounded VIN 0 5V VOUT 2 7V VOUT 0 5V VOUT e 0V VOUT VO e LOW VO e HIGH Z

Output Leakage Current Output Leakage Current Output Short-Circuit Current Bus Drainage Test Power Supply Current Power Supply Current 35


Related products with the same datasheet
Some Part number from the same manufacture National Semiconductor Corporation
JD54F64BDA 54F64 - 4-2-3-2-Input And/or Invert Gate, Package: Lcc, Pin Nb=20
JD54LS08B2A 54LS08 - Quad 2-Input And Gate, Package: Lcc, Pin Nb=20
JD54LS109BFA Dual Positive Edge-triggered J-k Flip-flop With Preset, Clear, And Complementary Outputs
JD54LS139BFA DM54LS138 - 3-to-8 Line Decoder/Demultiplexer, Package: Lcc, Pin Nb=20
JD54LS151B2A 1-of-8 Line Data Selector/multiplexer With Complementary Outputs
JD54LS153BFA Dual 1-of-4 Line Data Selector/multiplexer
JD54LS161B2A DM54LS161A - Synchronous 4-Bit Binary Counter With Asynchronous Clear, Package: Cerdip, Pin Nb=16
JD54LS174BFA Hex D Flip-flop With Clear
JD54LS174SEA DM54LS175 - Quad D Flip-flop With Clear And Complementary Outputs, Package: Cerpack, Pin Nb=16
JD54LS365B2A Hex Tri-state Buffer/bus Driver
JD9309BFA DM9309 - Dual 1-of-4 Line Data Selector/multiplexer With Complementary Outputs Life-time Buy , Package: Cerpack, Pin Nb=16
JL101ASGA LM101A - Operational Amplifier, Package: TO-5, Pin Nb=8
JL108ABHA LM108A - Operational Amplifiers, Package: TO-5, Pin Nb=8
JL111SGA LM111 - Voltage Comparator, Package: Lcc, Pin Nb=20
JL117SXA LM117 - 3-Terminal Adjustable Regulator, Package: TO-3, Pin Nb=3

CLC505MDS : CLC505 - High Speed, Programmable Supply Current, Monolithic op Amp, Package: Cerdip, Pin Nb=8

DS78C20J/883 : DS78C20 - Dual CMOS Compatible Differential Line Receivers, Package: Cerdip, Pin Nb=14

LM2614 : LM2618 - 400mA Sub-miniature, High Efficiency, Synchronous PWM & PFM Programmable DC-DC Converter, Package: Microsmd, Pin Nb=10

LM317HV : Adjustable LM117HV - 3-Terminal Adjustable Regulator, Package: TO-39, Pin Nb=3

1117IAD : 800ma Low-dropout Linear Regulator

COP8SGE540V8 : 8-bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and Usart

PAL20R4AC : Programmable Array Logic 24-pin Medium PAL Series -7,-5,and -4

LM4040A82ILPR : Precision Micropower Shunt Voltage Reference

0-C     D-L     M-R     S-Z