Details, datasheet, quote on part number: MCM63P631TQ4.5
Description64k X 32 Bit Pipelined Burstram Synchronous Fast Static RAM
CompanyMotorola Semiconductor Products
DatasheetDownload MCM63P631TQ4.5 datasheet
Find where to buy


Features, Applications

The a 2M bit synchronous fast static RAM designed to provide a burstable, high performance, secondary cache for the 68K Family, PowerPCTM, and PentiumTM microprocessors. It is organized as 64K words of 32 bits each. This device integrates input registers, an output register, a 2­bit address counter, and high speed SRAM onto a single monolithic circuit for reduced parts count in cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability. Addresses (SA), data inputs (DQx), and all control signals except output enable (G), sleep mode (ZZ), and Linear Burst Order (LBO) are clock (K) controlled through positive­edge­triggered noninverting registers. Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst addresses can be generated internally by the MCM63P631 (burst sequence operates in linear or interleaved mode dependent upon state of LBO) and controlled by the burst address advance (ADV) input pin. Write cycles are internally self­timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off­chip write pulse generation and provides increased timing flexibility for incoming signals. Synchronous byte write (SBx), synchronous global write (SGW), and synchronous write enable SW are provided to allow writes to either individual bytes or to all bytes. The four bytes are designated as "a", "b", "c", and "d". SBa controls DQa, SBb controls DQb, etc. Individual bytes are written if the selected byte writes SBx are asserted with SW. All bytes are written if either SGW is asserted or if all SBx and SW are asserted. For read cycles, pipelined SRAMs output data is temporarily stored by an edge­triggered output register and then released to the output buffers at the next rising edge of clock (K). The MCM63P631 operates from 3.3 V power supply, all inputs and outputs are LVTTL compatible. 4.5 ns access 8.5 ns cycle (117 MHz) 4.5 ns access 10 ns cycle (100 MHz) 7 ns access 13.3 ns cycle (75 MHz) 8 ns access 15 ns cycle (66 MHz) Single 3.3 V Power Supply ADSP, ADSC, and ADV Burst Control Pins Selectable Burst Sequencing Order (Linear/Interleaved) Internally Self­Timed Write Cycle Byte Write and Global Write Control Sleep Mode (ZZ) PB1 Version 2.0 Compatible Single­Cycle Deselect Timing JEDEC Standard 100­Pin TQFP Package

The PowerPC name is a trademark of IBM Corp., used under license therefrom. Pentium is a trademark of Intel Corp.

This document contains information on a new product. Specifications and information herein are subject to change without notice.



Related products with the same datasheet
Some Part number from the same manufacture Motorola Semiconductor Products
MCM63P631TQ4.5R 64k X 32 Bit Pipelined Burstram Synchronous Fast Static RAM
MCM63P636 64k X 36 Bit Pipelined Burstram Synchronous Fast Static RAM
MCM63P733A 128k X 32 Bit Pipelined Burstram Synchronous Fast Static RAM
MCM63P733ATQ177 128K X 32 Bit Pipelined Burstram Synchronous Fact Static RAM
MCM63P733ATQ90 128k X 32 Bit Pipelined Burstram Synchronous Fast Static RAM
MCM63P736 128k X 36 And 256k X 18 Bit Pipelined Burstram Synchronous Fast Static RAM
MCM63P818TQ100 128k X 36 And 256k X 18 Bit Pipelined Burstram Synchronous Fast Static RAM
MCM63R736 4mb 128k X 36 Late Write RAM
MCM63R818 4mb 256k X 18 Late Write RAM
MCM63R836 8mb 256k X 18 Late Write RAM
MCM63R836A 8mb 256k X 36 Late Write
MCM63R918A 8mb 512k X 18 Late Write
MCM63V836 8mb 256k X 36 Synchronous Dual Clock, Dual Port SRAM
MCM63Z736 128k X 36 And 256k X 18 Bit Pipelined ZBT RAM Synchronous Fast Static RAM

DSP56F802 : DSP56f802 16-bit Digital Signal Processor

M68EM08BD48 :

MC54HC86AJ : Quad 2-input Exclusive OR GATE

MC68HC711E20VFU2 : M68HC11 Family M68HC11E/D M68HC11E Family Technical Data

MCM44C256B : 4mb R4000 Secondary Cache Fast Static RAM Module Set

MPC2002SG60 : 256kb And 512kb Burstram Secondary Cache Module For Powerpc - Based Systems

SN74LS365AN : 3-state Hex Buffer

MC912XDP512F0MALR : Covers, S12xd, S12xb & S12xa Families

SC312XDP512J1CAGR : Covers, S12xd, S12xb & S12xa Families

MPC8313ECZQAFD : Powerquicc¢â II Pro Processor Hardware Specifications

MC68SEC811E2 : 8-channel, 8-bit Analog-to-digital (a/d) Converter

MCF51AC256AVFUE : Mcf51ac256 Coldfire Microcontroller

0-C     D-L     M-R     S-Z