|Category||Logic => Bus Interface|
|Description||High-performance CMOS Bus Interface Registers|
|Company||Integrated Device Technology, Inc.|
|Datasheet||Download IDT74FCT823DTQ datasheet
Common features: Low input and output leakage 1ľA (max.) CMOS power levels True TTL input and output compatibility VOH = 3.3V (typ.) VOL = 0.3V (typ.) Meets or exceeds JEDEC standard 18 specifications Product available in Radiation Tolerant and Radiation Enhanced versions Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked) Available in DIP, SOIC, SSOP, QSOP, CERPACK and LCC packages Features for B, C and D speed grades High drive outputs (-15mA IOH, 48mA IOL) Power off disable outputs permit "live insertion"
The FCT82xT series is built using an advanced dual metal CMOS technology. The FCT82xT series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The FCT821T are buffered, 10-bit wide versions of the popular FCT374T function. The FCT823T are 9-bit wide buffered registers with Clock Enable (EN) and Clear (CLR) ideal for parity bus interfacing in high-performance microprogrammed systems. The FCT825T are 8-bit buffered registers with all the FCT823T controls plus multiple enables OE3) to allow multiuser control of the interface, e.g., CS, DMA and RD/WR. They are ideal for use as an output port requiring high IOL/IOH. The FCT82xT high-performance interface family can drive large capacitive loads, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in high-impedance state.The IDT logo is a registered trademark of Integrated Device Technology, Inc.
Description The D flip-flop data inputs. When the clear input is LOW and OE is LOW, the QI outputs are LOW. When the clear input is HIGH, data can be entered into the register. Clock Pulse for the Register; enters data into the register on the LOW-toHIGH transition. The register 3-state outputs. Clock Enable. When the clock enable is LOW, data on the D I input is transferred to the QI output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the QI outputs do not change state, regardless of the data or clock input transitions. Output Control. When the OE input is HIGH, the Y I outputs are in the highimpedance state. When the OE input is LOW, the TRUE register data is present at the YI outputs.NOTE: H = HIGH L = LOW X = Don't Care = No Change = LOW-to-HIGH Transition Z = High Impedance
Symbol Rating Commercial (2) VTERM Terminal Voltage to +7.0 with Respect to GND VTERM(3) Terminal Voltage 0.5 to with Respect to VCC +0.5 GND TA Operating to +70 Temperature TBIAS Temperature to +125 Under Bias TSTG Storage to +125 Temperature PT Power Dissipation 0.5 I OUT DC Output Current to +120 Military to +7.0 Unit V
Symbol Parameter(1) CIN Input Capacitance COUT Output Capacitance Conditions VIN = 0V VOUT = 0V Typ. 6 8 Max. Unit pF 12NOTE: 1. This parameter is measured at characterization but not tested.
2567 lnk 03 NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed VCC by +0.5V unless otherwise noted. 2. Input and VCC terminals only. 3. Outputs and I/O terminals only.
|Related products with the same datasheet|
|Some Part number from the same manufacture Integrated Device Technology, Inc.|
|IDT74FCT823DTQB High-performance CMOS Bus Interface Registers|
|IDT74FCT823T High-performance CMOS Bus Interface Register|
|IDT74FCT824A High-performance CMOS Bus Interface Registers|
IDT54FCT3573P : 3.3v CMOS Octal Transparent Latches
IDT74CBTLV3251PG8 : Low-voltage 8:1 Multiplexer/demultiplexer
IDT74FCT824AEB : High-performance CMOS Bus Interface Registers
IDT74LVC16373APF : 3.3V CMOS Octal BUS Transceiver WITH 3-state Outputs AND 5 VOLT Tolerant I/O
ICS8538BG-31LF : Clock/timing - Clock Buffers, Driver Integrated Circuit (ics) Fanout Buffer (Distribution), Multiplexer Tube 3.135 V ~ 3.465 V; IC FANOUT BUFFER / OSC 28-TSSOP Specifications: Type: Fanout Buffer (Distribution), Multiplexer ; Frequency - Max: 266MHz ; Input: LVCMOS, LVTTL, Crystal ; Output: LVPECL ; Voltage - Supply: 3.135 V ~ 3.465 V ; Package / Case: 28-TSSOP (0.173", 4.40mm Width) ; Packaging: Tube ; Lead Free Status: Lead Free ; RoHS Status: RoHS Compl
IDT7024S70FB : 4K X 16 DUAL-PORT SRAM, 15 ns, QFP84 Specifications: Memory Category: SRAM Chip ; Density: 66 kbits ; Number of Words: 4 k ; Bits per Word: 16 bits ; Package Type: QFP, 1.170 X 1.170 INCH, 0.110 INCH HEIGHT, GREEN, QFP-84 ; Pins: 84 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 15 ns ; Operating Temperature: 0 to 70 C (32 to
IDT7202LA50Y8 : 1K X 9 OTHER FIFO, 120 ns, PDSO28 Specifications: Memory Category: FIFO ; Density: 9 kbits ; Number of Words: 1 k ; Bits per Word: 9 bits ; Package Type: SOIC, 0.330 INCH, SOIC-28 ; Pins: 28 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 120 ns ; Cycle Time: 140 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)
72V831L10PF8 : 2K X 9 BI-DIRECTIONAL FIFO, 6.5 ns, PQFP64 Specifications: Memory Category: FIFO ; Density: 18 kbits ; Number of Words: 2 k ; Bits per Word: 9 bits ; Package Type: TQFP, PLASTIC, TQFP-64 ; Pins: 64 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 6.5 ns ; Cycle Time: 10 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)