|Category||Timing Circuits => Clock Buffers|
|Company||Integrated Circuit System|
|Datasheet||Download 8523AG datasheet
4 differential LVHSTL compatible outputs Selectable diffferential CLK, nCLK or LVPECL clock inputs CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL Maximum output frequency: 650MHz Translates any single-ended input signal to LVHSTL levels with resistor bias on nCLK input Output skew: 30ps (maximum) Part-to-part skew: 200ps (maximum) Propagation delay: 1.6ns (maximum) 3.3V core, 1.8V output operating supply to 70°C ambient operating temperature Industrial temperature information available upon request
The is a low skew, high performance 1-to-4 Differential-to-LVHSTL fanout buffer HiPerClockSTM and a member of the HiPerClockSTM family of High Performance Clock Solutions from ICS. The ICS8523 has two selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.
Guaranteed output and part-to-part skew characteristics make the ICS8523 ideal for those applications demanding well defined performance and repeatability.GND CLK_EN CLK_SEL CLK nCLK PCLK nPCLK nc VDD Q0 nQ0 VDDO Q2 nQ2 VDDO Q3 nQ3
Input Unused Power Output Power Output
Power supply ground. Synchronizing clock enable. When HIGH, clock outputs follow clock Pullup input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVCMOS / LVTTL interface levels. Clock select input. When HIGH, selects differential PCLK, nPCLK Pulldown inputs. When LOW, selects CLK, nCLK inputs. LVCMOS / LVTTL interface levels. Pulldown Non-inver ting differential clock input. Pullup Inver ting differential clock input. Inver ting differential LVPECL clock input. No connect. Core supply pin. Differential output pair. LVHSTL interface levels. Output supply pins. Differential output pair. LVHSTL interface levels. Differential output pair. LVHSTL interface levels. Differential output pair. LVHSTL interface levels. Pulldown Non-inver ting differential LVPECL clock input.
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Symbol CIN RPULLUP RPULLDOWN Parameter Input Capacitance Input Pullup Resistor Input Pulldown Resistor 51 Test Conditions Minimum Typical Maximum 4 Units pF K
Inputs Outputs Selected Source CLK, nCLK PCLK, nPCLK CLK, nCLK Q0:Q3 Disabled; LOW Disabled; LOW Enabled nQ0:nQ3 Disabled; HIGH Disabled; HIGH Enabled
1 PCLK, nPCLK Enabled After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1. In the active mode, the state of the outputs are a function of the CLK , nCLK and PCLK, nPCLK inputs as described in Table 3B.
Inputs CLK or PCLK Biased; NOTE 1 Biased; NOTE 1 nCLK or nPCLK 0 1 Biased; NOTE 1 Biased; NOTE 1 Q0:Q3 LOW HIGH LOW HIGH LOW Outputs nQ0:nQ3 HIGH LOW HIGH LOW HIGH Input to Output Mode Differential to Differential to Differential Single Ended to Differential Single Ended to Differential Single Ended to Differential Single Ended to Differential Polarity Non Inver ting Non Inver ting Non Inver ting Non Inver ting Inver ting Inver ting
NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".
|Some Part number from the same manufacture Integrated Circuit System|
ICS501MIT : Clock Circuits Loco (tm) PLL Clock Multiplier
ICS9131-01CS16 : Clock Circuits 32 KHZ Motherboard Frequency Generator
MK2722-01 : Sigmadesigns Clock Source
MK2732-06 : Clock Circuits Low Phase Noise Vcxo +multiplier Icroclock
ICS667M-01LFT : HDTV Clock Synthesizer
ICS853111BY : LOW Skew, 1-to-5 Differential-to-2.5v/3.3v Lvpecl Fanout Buffer
MK1707SLFTR : Low EMI Clock Generator
8432BY-111 : . Dual differential 3.3V LVPECL outputs Selectable differential CLK, nCLK pair or LVCMOS TEST_CLK CLK, nCLK pair can accept the following differential input levels: LVPECL, LVHSTL, LVDS, SSTL, HCSL TEST_CLK can accept the following input types: LVCMOS or LVTTL Maximum FOUT frequency to 700MHz Maximum FOUT/2 frequency to 25MHz differential input or TEST_CLK.
BXO9315 : Frequency Range (MHz) = 1550 - 1800 ;; P1dB Comp Point (Typ/Min) (dBm) = 7 / 5 ;; Tuning Voltage (Min to Max) (V) = 0 to 5 ;; Phase Noise @ 100 KHZ (Typ) (dBc/Hz) = -110 ;; Harmonics (Typ/Max) (dBc) = -20 / -10 ;; DC Power (Typ) (V/mA) = 5 / 22 ;; Package = Package = Package = 4 Pin TO-8 Package = Surface Mount Package = Connectorized.
CDCR61A : CPU/Memory Specific PLL. Direct RAMbuse Clock Generator - Lite. 400-MHz Differential Clock Source for Direct Rambus Memory Systems for an 800-MHz Data Transfer Rate Operates From Two (3.3-V and 1.80-V) Power Supplies With 180 mW (Typ) at 400 MHz Total Packaged in a Thin Shrink Small-Outline Package (PW) External Crystal Required for Input VDDP GNDP XOUT XIN VDDL LCLK GNDL S1 The Direct Rambus clock generator lite.
CX-5FD : Crystal Oscillators. Frequency: 3.560 MHZ. ¡Crystal Unit for Audio-Visual Office Equipment ¡Compact, thin. (11.8×5.5×1.8mm) ¡Ceramic package. ¡A terminal is already equipped with a lead-free capability. ¡Reflow is possible. Type Frequency Range Overtone Order Frequency Tolerance (at 25:) Frequency Tolerance (Over The Oper. Temp. Range) Operating Temp. Range Storage Temp. Range Motional Resistance.
CY2502SC : PLL Based Clock Distribution Device. CY2502 Spread AwareTM, Two-output Zero Delay Buffer Spread AwareTM designed to work with SSFT reference signals Well-suited to both 33- and 66-MHz designs 3.3V power supply On-chip 25 damping resistors Available in 8-pin SOIC package Operating Voltage:. ± 10% Operating Range:.25 MHz < fout < 85 MHz Cycle-to-cycle Jitter:.< 150 ps Phase Error.
FOX801BE-100 : 3.0V 11.4 X 9.6mm Clipped-sine FR-4 SMD. 3.0V Operation 2.0mm Height Max Clipped Sine Output Low Cost Stocking Standard Tape and Reel (2,000 pcs. STD) Frequency Range (FO ) Temperature Range Operating (TOPR ) Storage (TSTG) Frequency Tolerance = 1.5V1 Supply Voltage (VDD ) Input Current DD ) Frequency Stability Over Temperature Range Over Supply Voltage Change ± 5%) Over Load Change ± 10%).
FS6130 : General Purpose PLL. Vcxo Clock Generator ic. On-chip tunable voltage-controlled crystal oscillator circuitry (VCXO) allows precise system frequency tuning (pull range typically 300ppm) Uses inexpensive fundamental-mode crystals Integrated phase-locked loop (PLL) multiplies VCXO frequency to the higher system frequencies needed or 5V supply voltage available Small circuit board footprint: (8-pin.
M48T513V : RTC/RAM Combo. 3.3V-5V 4 MB (512K X 8) Timekeeper SRAM. SUMMARY s INTEGRATED ULTRA LOW POWER SRAM, REAL TIME CLOCK, POWER-FAIL CONTROL CIRCUIT, BATTERY, and CRYSTAL YEAR 2000 COMPLIANT BCD CODED CENTURY, YEAR, MONTH, DAY, DATE, HOURS, MINUTES, and SECONDS BATTERY LOW WARNING FLAG AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION TWO WRITE PROTECT VOLTAGES: (VPFD = Power-fail Deselect Voltage) M48T513Y:.
M55310/18 : .01Hz - 15MHz Crystal Oscillator. PERFORMANCE SHEET OSCILLATOR, CRYSTAL CONTROLLED, TYPE 1 (CRYSTAL OSCILLATOR (XO)), 0.01 Hz THROUGH 15.0 MHz, HERMETIC SEAL, SQUARE WAVE, CMOS This is approved for use by all Departments and Agencies of the Department of Defense. The requirements for acquiring the product described herein shall consist of this and MIL-PRF-55310. Pin number Inches.002.018.100.150.20.
MQF21.4-2000/19 : Monolithic Crystal Filter (MCF). Pole No. = 8 ;; Loss /dB = 4.0 ;; Passband /dB = 3.0 ;; Passband /±kHz = 10.00 ;; Ripple /dB = 1.0 ;; Ripple /±kHz = 7.5 ;; Stopband /dB = 60 ;; Stopband /±kHz = 20.00 ;; Stopband /dB = ;; Stopband /±kHz = ;; Impedance R/ohm = 50 ;; Impedance C/pf = 0.00 ;; Remarks = ;; Case.
PLL501-05 : , 35.328MHz Out, 13.248MHz Parallel Xtal. Integrated voltage-controlled crystal oscillator circuitry (VCXO) (pull range 200ppm minimum). Ideal for ADSL (35.328MHz and 70.656MHz). VCXO tuning range: - 3.3V. Integrated phase-locked loop (PLL) provides pullable output at 35.328MHz (for PLL501-05) and 70.656MHz (for PLL501-07) with a 13.248MHz low cost parallel resonant crystal. Accepts fundamental-mode.
RF1172C : SAW Resonators. Frequency = 433.92 ;; = RF Filter. Ideal Front-End Filter for European Wireless Receivers Low-Loss, Coupled-Resonator Quartz Design Simple External Impedance Matching The is a low-loss, compact, and economical surface-acoustic-wave (SAW) filter designed to provide front-end selectivity in 433.92 MHz receivers. Receiver designs using this filter include superhet with 10.7 MHz or 500 kHz IF, direct.
SJ-A1430 : XO CMOS Oscillators. Surface Mount 4 J Lead Frequency Range (Mhz) : 80.0 - 125.0 Output/input : Enable/Disable, 3 State, Compatible, 3.3V.
SX2060 : Crystal Oscillators. Technology = SMT ;; Package = 4.8 X 12.5 X 3.7 MM ;; Frequency = 3.500 to 70.000 MHZ.
VCO190-810T : High Performance Signal Source. Model: VCO190-810T Rev: B Date: 4/22/2003 Customer: VARI-L COMPANY Operating Temperature Range: ° C) Parameter Frequency Range Tuning Voltage: 797 MHz 823 MHz Tuning Sensitivity Output Power Output Phase Noise: 10 kHz 100 kHz Power Supply Current Harmonic Suppression: 2nd Harmonic 3rd Harmonic Spurious (Non-Harmonic) Frequency Pushing 4.75-5.25 V Frequency.
VCO191-1740X : High Performance Signal Source. Model: VCO191-1740X Rev: C Date: 4/17/2003 Customer: VARI-L COMPANY Operating Temperature Range: ° C) Parameter Frequency Range Tuning Voltage: 1700 MHz 1780 MHz Tuning Sensitivity Output Power Output Phase Noise: 10 kHz 100 kHz Power Supply Current Harmonic Suppression: 2nd Harmonic 3rd Harmonic Spurious (Non-Harmonic) Frequency Pushing 2.85-3.15 V Frequency.
VF394 : . HCMOS/TTL Compatible Hybrid VCXO 4 Pin Plastic JLead Input Break Down Voltage Storage Temp. Control Voltage Frequency Stability 2 TTL 15pF @50% Tr/Tf Voh Vol @2.5V 0.5 Overall, includes stability over temp., aging 5 yrs., etc. Ioh = 0.8mA Iol V ms KHz V ppm @3dB Rise/Fall Time Logic "1" Level Logic "0" Level Startup Time Modulation Bandwidth Control.
VTB2 : Frequency Range = 9.6 MHZ - 25 MHZ ;; Output Logic = Clipped Siave ;; Package = 11.8 X 11.8 X 4.5mm 4 Pin SMD ;; = Low Cost; Low Profile Surface Mount.
ZN240 : ZN240 Series VCXO ZN240 Series VCXO 100.0 MHz – 200.0 MH. Surface Mount Package High Frequency Fundamental Crystal Low Jitter LVPECL Output S Frequency Output Input Voltage Initial Stability Temperature Stability Operational Temp. Range Current Consumption Rise and Fall Duty Cycle Frequency Control Load Linearity Jitter to 20MHz) Phase Noise © 2002 Greenray Industries, Inc. All s subject to change without.
CY25103 : Programmable Spread Spectrum Clock Generator For EMI Reduction Programmable Spread Spectrum Clock Generator for EMI Reduction This document describes the programmed values and functions of CY25103. Refer to the CY25100 data sheet for detailed produ.