Details, datasheet, quote on part number: GM71VS18160CJ/CLJ-7
PartGM71VS18160CJ/CLJ-7
CategoryMemory => DRAM => EDO/FPM DRAM => 16 Mb
Description
CompanyHynix Semiconductor
DatasheetDownload GM71VS18160CJ/CLJ-7 datasheet
  

 

Features, Applications

Description

The GM71V(S)18160C/CL is the new generation dynamic RAM organized x 16 bit. GM71V(S)18160C/CL has realized higher density, higher performance and various functions by utilizing advanced CMOS process technology. The GM71V(S)18160C/CL offers Fast Page Mode as a high speed access mode. Multiplexed address inputs permit the to be packaged in standard 400 mil 42pin plastic SOJ, and standard 400mil 44(50)pin plastic TSOP II. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment.

Features

* 1,048,576 Words x 16 Bit Organization * Fast Page Mode Capability * Single Power Supply (3V+/-0.3V) * Fast Access Time & Cycle Time

* Low Power Active : 684/612/540/468mW (MAX) Standby : 7.2mW (CMOS level : MAX) 0.54mW (L-version : MAX) * RAS Only Refresh, CAS before RAS Refresh, Hidden Refresh Capability * All inputs and outputs TTL Compatible * 1024 Refresh * 1024 Refresh Cycles/128ms (L-version) * Self Refresh Operation (L-version) * Battery Back Up Operation (L-version) * 2 CAS byte Control

Address Inputs Refresh Address Inputs Data Input/ Data Output Row Address Strobe Column Address Strobe

Read/Write Enable Output Enable Power (+3.3V) Ground No Connection

Ambient Temperature under Bias Storage Temperature Voltage on any Pin Relative to VSS Supply Voltage Relative to VSS Short Circuit Output Current Power Dissipation

Note: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.
Supply Voltage Input High Voltage Input Low Voltage

Note: All voltage referred to Vss. The supply voltage with all VCC pins must be on the same level. The supply voltage with all VSS pins must be on the same level.

Open Valid Open Undefined Valid Open

Standby Lower byte Upper byte Word Lower byte Upper byte Word Lower byte Upper byte Word Lower byte Upper byte Word CBR Refresh or Self Refresh (L-series) RAS-only Refresh cycle Read-modify -write cycle Delayed Write cycle Early write cycle Read cycle

Notes: 1. H: High (inactive) L: Low(active) L 2. tWCS 0ns Early write cycle tWCS 0ns Delayed write cycle 3. Mode is determined by the OR function of the UCAS and LCAS. (Mode is set by earliest of UCAS and LCAS active edge and reset by the latest of UCAS and LCAS inactive edge.) However write OPERATION and output High-Z control are done independently by each UCAS,LCAS. ex) if RAS to L, UCAS = H, LCAS = L, then CAS-before-RAS refresh cycle is selected.


 

Related products with the same datasheet
GM71VS18160
GM71VS18160C/CL-5
GM71VS18160C/CL-6
GM71VS18160C/CL-7
GM71VS18160CCL
GM71VS18160CCL-5
GM71VS18160CCL-6
GM71VS18160CJ/CLJ-5
GM71VS18160CJ/CLJ-6
GM71VS18160CT/CLT-5
GM71VS18160CT/CLT-6
Some Part number from the same manufacture Hynix Semiconductor
GM71VS18160CT/CLT-5
GM71VS18163
GM71VS64400CCL
GM71VS64403C/CL-5
GM71VS64803C/CL-5
GM71VS65163C/CL-5
GM71VS65400CCL
GM71VS65403C/CL-5
GM71VS65800CCL
GM71VS65803C/CLJ-6
GM72V66441ELT 4 ,194 ,304 Word X 4BIT X 4BANK Synchronous Dynamicram
GM72V66841ELT 2,097,152 Word X 8 Bit X 4 Bank Synchronous Dynamic RAM
GM76C256C 32Kx8bit CMOS SRAM
GM76C256CL-W
GM76C256CLE 32Kx8bit CMOS SRAM
GM76C256CLFW-W
GM76C256CLL 32Kx8bit CMOS SRAM
GM76C256CLL-W
GM76C256CLLE 32Kx8bit CMOS SRAM
GM76C256CLLFW-W
GM76C256CLLT 32Kx8bit CMOS SRAM

HY51VS18163HGHGL : 1M X 16Bit Edo DRAM

HY57V641620HGLT-5I : 2 Banks X 512k X 16 Bit Synchronous DRAM

HY5DU561622CT_D :

HY62SF16404E-I : Super Low Power Slow SRAM 256Kx16bit Full CMOS SRAM

HYM7V73A1601BTFG : ->Unbuffered DIMM 16Mx72 Bits PC133 Sdram Unbuffered Dimm Based on 8Mx8 Sdram With Lvttl, 4 Banks & 4K Refresh

HYMD264726BL8J : 512 MB

HYMD264G726L8M-H : 512 MB 64Mx72 Bits Low Profile Registered DDR Sdram Dimm

HYMD532M726L6 : 256 MB 32Mx72 Bits Unbuffered DDR So-dimm

HY5V66EF6P-H : 64Mb Synchronous DRAM Based on 1M x 4bank x16 I/O

HY57V281620HCLT-K : 4 Banks x 1M x 32bit Synchronous DRAM

HY5DU56822DT : 256mb DDR Sdram

HYMP564U72P8-E3/C4 : 240pin DDR2 Sdram Unbuffered Dimms Based on 512 Mb 1st ver.

 
0-C     D-L     M-R     S-Z