Details, datasheet, quote on part number: GM71VS17403CCL-6
CategoryMemory => DRAM => EDO/FPM DRAM => 16 Mb => EDO/FP
CompanyHynix Semiconductor
DatasheetDownload GM71VS17403CCL-6 datasheet


Features, Applications


The GM71V(S)17403C/CL is the new generation dynamic RAM organized 4,194,304 words x 4 bit. GM71V(S)17403C/CL has realized higher density, higher performance and various functions by utilizing advanced CMOS process technology. The GM71V(S)17403C/CL offers Extended Data Out (EDO) Page Mode as a high speed access mode. Multiplexed address inputs permit the to be packaged in a standard 300 mil 24(26) pin SOJ, and a standard 300 mil 24(26) pin plastic TSOP II. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply 3.3V 0.3V tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.


* 4,194,304 Words x 4 Bit Organization * Extended Data Out Mode Capability * Single Power Supply 0.3V) * Fast Access Time & Cycle Time

* Low Power Active : 432/369/360mW (MAX) Standby : 7.2mW (CMOS level : MAX) : 0.36mW (L-version : MAX) * RAS Only Refresh, CAS before RAS Refresh, Hidden Refresh Capability *All inputs and outputs TTL Compatible * 2048 Refresh * 2048 Refresh Cycles/128ms (L-version) * Self Refresh Operation (L-version) * Battery Backup Operation (L-version) * Test Function : 16bit parallel test mode

Address Inputs Refresh Address Inputs Data Input/Data Output Row Address Strobe Column Address Strobe

Read/Write Enable Output Enable Power (+3.3V) Ground No Connection

Ambient Temperature under Bias Storage Temperature Voltage on any Pin Relative to VSS Supply Voltage Relative to VSS Short Circuit Output Current Power Dissipation

Supply Voltage Input High Voltage Input Low Voltage

Output Level Output "H" Level Voltage (IOUT = -2mA) Output Level Output "L" Level Voltage (IOUT = 2mA) Operating Current Average Power Supply Operating Current (RAS, CAS Cycling : tRC = tRC min) Standby Current (TTL) Power Supply Standby Current (RAS, CAS = VIH, DOUT = High-Z) RAS Only Refresh Current Average Power Supply Current RAS Only Refresh Mode (tRC = tRC min) EDO Page Mode Current Average Power Supply Current EDO Page Mode (tHPC = tHPC min) Standby Current (CMOS) Power Supply Standby Current (RAS, CAS VCC - 0.2V, DOUT = High-Z) CAS-before-RAS Refresh Current (tRC = tRC min) 60ns 70ns

Battery Backup Operating Current(Standby with CBR Refresh) (CBR refresh, tRC = 31.3us, tRAS 0.3us, DOUT = High-Z, CMOS interface) Standby Current RAS = VIH CAS = VIL DOUT = Enable Self-Refresh Mode Current (RAS, CAS<=0.2V, DOUT=High-Z, CMOS interface) Input Leakage Current Any Input (0V<=VIN<= 4.6V) Output Leakage Current (DOUT is Disabled, 0V<=VOUT<= 4.6V)

Note: 1. ICC depends on output load condition when the device is selected. ICC(max) is specified at the output open condition. 2. Address can be changed once or less while RAS = VIL. 3. Address can be changed once or less while CAS = VIH. 4. CAS L (<=0.2) while RAS L - Version.


Related products with the same datasheet
Some Part number from the same manufacture Hynix Semiconductor

HY51V65400HG : 16M X 4Bit Fast Page DRAM

HY62UF16800B-I : Super Low Power Slow SRAM

HY62VT08081E-DTE : 32Kx8bit CMOS SRAM

HYM72V32M656T6-H : ->SO DIMM

HYMD18M645A6-L : 64 MB 8Mx64 Bits Unbuffered DDR Sdram So-dimm

HYMD512G7264 : 128Mx72 Bits Registered DDR Sdram Dimm

HYMD564M646L8-L : 512 MB 64Mx64 Bits Unbuffered DDR So-dimm

HY29LV160TF-80 : 16 Mbit (2M x 8/1M x 16) Low Voltage Flash Memory

HY29LV800B-90I : 8 Mbit (1M x 8/512k x 16) Low Voltage Flash Memory

0-C     D-L     M-R     S-Z